Fault Tolerant FPGAs: where to spend the effort?

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

Static Random-Access Memory-based (SRAM-based) Field-Programmable Gate Arrays (FPGAs) are widely used in reallife applications, such as autonomous driving, high tech systems, and in space, where high dependability is a mandatory requirement. Since FPGA designs are stored in the Configuration Memory (CM) in SRAM-based FPGAs, they are very sensitive to Single Event Upsets (SEUs). Thus, adapting FPGA designs to make them more Fault Tolerant (FT) is extremely important. FT techniques introduce additional penalties in system parameters, like area, power consumption and performance. In order to tradeoff between the overhead introduced by FT techniques and system robustness, an accurate estimation of CM vulnerability to SEUs is needed. Many intrinsic error tolerant applications can tolerate in-exact output values to some degree. This paper shows how to exploit this property in making much cheaper FT FPGA designs with less overhead. For instance, our method can remove 51% of the area overhead for less than 0.048% output degradation, when considering a 32-bit FT adder FPGA design by applying Triple Modular Redundancy. We verify our results on various FPGA designs using a ZedBoard.

Original languageEnglish
Title of host publicationProceedings - Euromicro Conference on Digital System Design, DSD 2019
EditorsNikos Konofaos, Paris Kitsos
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages651-654
Number of pages4
ISBN (Electronic)9781728128610
DOIs
Publication statusPublished - 1 Aug 2019
Event22nd Euromicro Conference on Digital System Design, DSD 2019 - Kallithea, Chalkidiki, Greece
Duration: 28 Aug 201930 Aug 2019

Conference

Conference22nd Euromicro Conference on Digital System Design, DSD 2019
CountryGreece
CityKallithea, Chalkidiki
Period28/08/1930/08/19

Keywords

  • Approximate Computing
  • Fault Tolerance
  • FPGA
  • Single Event Upset

Fingerprint Dive into the research topics of 'Fault Tolerant FPGAs: where to spend the effort?'. Together they form a unique fingerprint.

  • Cite this

    Mousavi, M., De, S., Pourshaghaghi, H. R., & Corporaal, H. (2019). Fault Tolerant FPGAs: where to spend the effort? In N. Konofaos, & P. Kitsos (Eds.), Proceedings - Euromicro Conference on Digital System Design, DSD 2019 (pp. 651-654). [8875164] Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/DSD.2019.00103