Effective In-Situ chip health monitoring with selective monitor insertion along timing paths

Hadi Ahmadi Balef, Hamed Fatemi, Kees Goossens, José Pineda De Gyvez

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

3 Citations (Scopus)


In-situ delay monitoring is an advanced technique to monitor the robustness of digital circuits. Conventionally, in-situ delay monitors are inserted at the end-points of timing paths. To reduce the number of monitors and to increase their observability, intermediate points have been considered. In sharp contrast to these works, we propose a low overhead technique where the insertion points are selected along the timing paths such that timing violations can be predicted without false negative detections. With our approach, the number of required monitors is reduced by up to ∼11X compared to endpoint insertion techniques. The observability to delay degradation is ∼8X better with our approach, compared to techniques with straight monitor placement at intermediate points.

Original languageEnglish
Title of host publicationGLSVLSI 2018 - Proceedings of the 2018 Great Lakes Symposium on VLSI
PublisherAssociation for Computing Machinery, Inc
ChapterSession 9
Number of pages6
VolumePart F137141
ISBN (Electronic)9781450357241
Publication statusPublished - 30 May 2018
Event28th Great Lakes Symposium on VLSI (GLSVLSI2018) - Chicago, United States
Duration: 23 May 201825 May 2018
Conference number: 28


Conference28th Great Lakes Symposium on VLSI (GLSVLSI2018)
Abbreviated titleGLVLSI2018
Country/TerritoryUnited States
Internet address


  • CMOS variability
  • Digital circuit
  • In-situ delay monitoring
  • Reliability
  • Digital Circuit
  • In-Situ Delay Monitoring
  • CMOS Variability


Dive into the research topics of 'Effective In-Situ chip health monitoring with selective monitor insertion along timing paths'. Together they form a unique fingerprint.

Cite this