Design Strategy for a Pipelined ADC Employing Digital Post-correction

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

1 Downloads (Pure)

Abstract

This paper describes how the usage of digital post-correction techniques in pipelined analog-to-digital converters (ADC's) can be exploited optimally during the design-phase of the converter. It is known that post-correction algorithms reduce the influence of several cir- cuit impairments on the final accuracy of the converter [1], [2]. However, until now, no models relating these circuit impairments to the final accuracy of the ADC, taking the usage of a post-correction algorithm into account, have been known to exist. To take maximum advantage of a certain correction algorithm, this model is a must. Therefore, this paper introduces a behavioral model of a pipelined ADC, including several important error mechanisms, representing possible circuit impairments like offset, gain error, harmonic distortion, etc. With this model, including the post-correction algorithm, simple design con- straints for each part of the circuit can be derived such that a certain target accuracy of the ADC is achieved. In the analog design-phase these high-level constraints can be translated to implementation-dependent low-level design requirements. If these low-level requirements are fulfilled, the model guarantees that the converter will achieve its target accuracy. A design-example for a 12-bit pipelined ADC is worked out. Simulation results will be shown, validating the correctness of the presented design-method. The proposed design-strategy can be applied to all pipelined ADC's with post-correction like in [1], [2], taking maximum advantage of the benefits of the correction algorithm during the analog design-phase.
Original languageEnglish
Title of host publicationProceedings of the 15th ProRISC, Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2004) 25 - 26 November 2004, Veldhoven, the Netherlands
Place of PublicationUtrecht, the Netherlands
PublisherSTW Technology Foundation
Pages502-511
ISBN (Print)90-73461-43-X
Publication statusPublished - 2004
Event2004 Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2004) - Veldhoven, Netherlands
Duration: 25 Nov 200426 Nov 2004

Conference

Conference2004 Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2004)
Abbreviated titleProRISC 2004
CountryNetherlands
CityVeldhoven
Period25/11/0426/11/04

Fingerprint Dive into the research topics of 'Design Strategy for a Pipelined ADC Employing Digital Post-correction'. Together they form a unique fingerprint.

  • Cite this

    Harpe, P. J. A., Zanikopoulos, A., Hegt, J. A., & Roermund, van, A. H. M. (2004). Design Strategy for a Pipelined ADC Employing Digital Post-correction. In Proceedings of the 15th ProRISC, Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2004) 25 - 26 November 2004, Veldhoven, the Netherlands (pp. 502-511). STW Technology Foundation.