Design Space Exploration Algorithm For Heterogeneous Multi-processor Embedded System Design.

I. Karkowski, H. Corporaal

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

24 Citations (Scopus)
88 Downloads (Pure)

Abstract

Single-chip multi-processor embedded system becomes nowadays a feasible and very interesting option. What is needed however is an environment that supports the designer in transforming an algorithmic specijication into a suitable parallel implementation. In this paper we present and demonstrate an important component of such an environment - an eficient design space exploration algorithm. The algorithm can be used to semi-automatically find the best parallelization of a given embedded application. It employs functional pipelining [13] and data set partitioning [I 61 simultaneously with source-to-source program transformations to obtain the most advantageous hierarchical parallelizations.
Original languageEnglish
Title of host publicationDesign and Automation Conference 35th (DAC) 15-19 June 1998
Pages82-87
Publication statusPublished - 1998

Fingerprint Dive into the research topics of 'Design Space Exploration Algorithm For Heterogeneous Multi-processor Embedded System Design.'. Together they form a unique fingerprint.

Cite this