Design of hardware accelerators for demanding applications.

L. Jozwiak, Y. Jan

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

51 Downloads (Pure)

Abstract

This paper focuses on mastering the architecture development of hardware accelerators. It presents the results of our analysis of the main issues that have to be addressed when designing accelerators for modern demanding applications, when using as an example the accelerator design for LDPC decoding for the newest demanding communication system standards. Based on the results of our analysis, we formulate the main requirements that have to be satisfied by an adequate accelerator design methodology, and propose a design approach which satisfies these requirements.
Original languageEnglish
Title of host publicationProceedings of the IEEE Latin American Symposium on Circuits and Systems, LASCAS 2010, 24-26 February 2010, Iguascu Falls, Brasil
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages252-255
Publication statusPublished - 2010

Fingerprint

Dive into the research topics of 'Design of hardware accelerators for demanding applications.'. Together they form a unique fingerprint.

Cite this