Abstract
Network-on-Chip concepts allow moving away from the classical, centralized computer. The meaningful collaboration of computing units over a well-behaved network creates the infinite state space that underlies the Turing computer concept. The combinatorial state explosion that results from a Network-on-Chip will easily prove more valuable than the mere technological progress in memory storage, when the network nodes become small enough. Embedded SuperComputing has this unconventional goal. This paper introduces a design method for such computing concepts. It discusses how a software simulation is gradually migrated into a Network-on-Chip implementation. The approach is illustrated by the development of a Cellular Neural Network as a typical example of a well-behaved network on small, embedded nodes.
Original language | English |
---|---|
Title of host publication | Proceedings of the 2006 10th IEEE International Workshop on Cellular Neural Networks and their Applications, CNNA 2006, 28-30 August 2006, Istanbul, Turkey |
Place of Publication | Picataway |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 1-6 |
ISBN (Print) | 1-4244-0640-4 |
DOIs | |
Publication status | Published - 2006 |