Abstract
This paper presents a design of fully differential low-noise amplifier (LNA) used for 60 GHz low power wireless communication in 65 nm CMOS technology. The proposed LNA consists of an input stage employing capacitive cross-coupling technique and an gain stage using current-reuse techniques. The simulated amplifier achieves both input and output matching better than -15dB, a forward gain of 15 dB, a noise figure of 4.7 dB, an input IP3 of -14dBm and the power consumption is 5 mW. The author also proposed a simple design method based on "black box" approach, which can be used for low power LNA design.
| Original language | English |
|---|---|
| Title of host publication | 23rd IEEE Symposium on Communications and Vehicular Technology in the Benelux, 22 november 2016, Mons, Belgium |
| Place of Publication | Piscataway |
| Publisher | Institute of Electrical and Electronics Engineers |
| Pages | 1-4 |
| Number of pages | 4 |
| ISBN (Electronic) | 978-1-5090-4361-3 |
| ISBN (Print) | 978-1-5090-4362-0 |
| DOIs | |
| Publication status | Published - 22 Nov 2016 |
Keywords
- low power
- LNA
- capacitive cross coupling
- 60 GHz
- current reuse
Fingerprint
Dive into the research topics of 'Poster : Design consideration of 60 GHz low power low-noise amplifier in 65 nm CMOS'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver