The mechanical response at the interface between the silicon, low-k and copper layer of the wafer issimulated herein under the loading of the chemical-mechanical polishing (CMP). To identify the possiblegeneration/propagation of the initial crack, the warpage induced by the thin-film fabrication process are considered, and applying pressure, status of slurry and the copper thickness are treated as the parameter in the simulation. Both the simulation and experimental results indicate that the large blanket wafer within high applying pressure would exhibit high stresses possible to delaminate the interface at the periphery of the wafer, and reducing the copper thickness can diminish the possibility of the delamination/failure of the low-k material.
|Journal||Microelectronics and Reliability : an International Journal and World Abstracting Service|
|Publication status||Published - 2006|
Yuan, C. A., Driel, van, W. D., Silfhout, van, R. B. R., Sluis, van der, O., Engelen, R. A. B., Ernst, L. J., Keulen, van, F., & Zhang, G. Q. (2006). Delamination Analysis of Cu/low-k Technology Subjected to Chemical-Mechanical Polishing Process Conditions. Microelectronics and Reliability : an International Journal and World Abstracting Service, 46(9-11), 1679-1684. https://doi.org/10.1016/j.microrel.2006.07.054