Defect-oriented testing for nano-metric CMOS VSLI circuits

M. Sachdev, J. Pineda de Gyvez

Research output: Book/ReportBookProfessional


Failures of nano-metric technologies owing to defects and shrinking process tolerances give rise to significant challenges for IC testing. As the variation of fundamental parameters such as channel length, threshold voltage, thin oxide thickness and interconnect dimensions goes well beyond acceptable limits, new test methodologies and a deeper insight into the physics of defect-fault mappings are needed. In Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits state of the art of defect-oriented testing is presented from both a theoretical approach as well as from a practical point of view. Step-by-step handling of defect modeling, defect-oriented testing, yield modeling and its usage in common economics practices enables deeper understanding of concepts. The progression developed in this book is essential to understand new test methodologies, algorithms and industrial practices. Without the insight into the physics of nano-metric technologies, it would be hard to develop system-level test strategies that yield a high IC fault coverage. Obviously, the work on defect-oriented testing presented in the book is not final, and it is an evolving field with interesting challenges imposed by the ever-changing nature of nano-metric technologies. Test and design practitioners from academia and industry will find that Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits lays the foundations for further pioneering work.
Original languageEnglish
Place of PublicationBerlin
ISBN (Electronic)9780387465470
ISBN (Print)978-0-387-46546-3
Publication statusPublished - 2007

Publication series

NameFrontiers in electronic testing. FRET
ISSN (Print)0929-1296


Dive into the research topics of 'Defect-oriented testing for nano-metric CMOS VSLI circuits'. Together they form a unique fingerprint.

Cite this