Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

1 Downloads (Pure)

Abstract

This paper proposes both system-level and circuit-level solutions of a current-mode multi-path excess loop delay (ELD) compensation technique for continuous-time (CT) ΣΔ ADCs with multi-bit quantization and several GHz sampling rate.Thanks to the proposed solutions, the amplifier of the loop filter is
not in the fast feedback (FB) loop; the delay of the pre-amplifier of the comparator is removed; and the effective regeneration time of the comparator latch is maximized. The proposed novelties enable CT ΣΔ ADCs with wide signal bandwidth and improved power efficiency. Extensive transistor-level simulations demonstrate their effectiveness and robustness. This work validates the proposed methods by transistor level design and simulations of an 8.4 GHz
MASH ΣΔ ADC achieving an SNDR of 71 dB in a signal band of 600 MHz. This shows that our proposed solutions enable power-efficient multi-GHz ΣΔ ADC applications.
Original languageEnglish
Title of host publicationIEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages547-550
Number of pages4
ISBN (Electronic)978-1-4673-6852-0
DOIs
Publication statusPublished - 29 May 2017
Event50th IEEE International Symposium on Circuits and Systems (ISCAS 2017) - Baltimore, United States
Duration: 28 May 201731 May 2017

Conference

Conference50th IEEE International Symposium on Circuits and Systems (ISCAS 2017)
Abbreviated titleISCAS 2017
CountryUnited States
CityBaltimore
Period28/05/1731/05/17

Fingerprint

Sampling
Transistors
Feedback
Bandwidth
Networks (circuits)
Compensation and Redress

Keywords

  • Analog-to-Digital Converters, Sigma-Delta ADC, Excess Loop Delay Compensation, High-Speed ADC

Cite this

Zhang, C., Breems, L. J., Radulov, G. I., Bolatkale, M., Liu, Q., Hegt, J. A., & van Roermund, A. H. M. (2017). Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs. In IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA (pp. 547-550). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISCAS.2017.8050369
Zhang, C. ; Breems, L.J. ; Radulov, G.I. ; Bolatkale, M. ; Liu, Qilong ; Hegt, J.A. ; van Roermund, A.H.M. / Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs. IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA. Piscataway : Institute of Electrical and Electronics Engineers, 2017. pp. 547-550
@inproceedings{84e558deeddf40a6829777a5982de1e7,
title = "Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs",
abstract = "This paper proposes both system-level and circuit-level solutions of a current-mode multi-path excess loop delay (ELD) compensation technique for continuous-time (CT) ΣΔ ADCs with multi-bit quantization and several GHz sampling rate.Thanks to the proposed solutions, the amplifier of the loop filter isnot in the fast feedback (FB) loop; the delay of the pre-amplifier of the comparator is removed; and the effective regeneration time of the comparator latch is maximized. The proposed novelties enable CT ΣΔ ADCs with wide signal bandwidth and improved power efficiency. Extensive transistor-level simulations demonstrate their effectiveness and robustness. This work validates the proposed methods by transistor level design and simulations of an 8.4 GHzMASH ΣΔ ADC achieving an SNDR of 71 dB in a signal band of 600 MHz. This shows that our proposed solutions enable power-efficient multi-GHz ΣΔ ADC applications.",
keywords = "Analog-to-Digital Converters, Sigma-Delta ADC, Excess Loop Delay Compensation, High-Speed ADC",
author = "C. Zhang and L.J. Breems and G.I. Radulov and M. Bolatkale and Qilong Liu and J.A. Hegt and {van Roermund}, A.H.M.",
year = "2017",
month = "5",
day = "29",
doi = "10.1109/ISCAS.2017.8050369",
language = "English",
pages = "547--550",
booktitle = "IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Zhang, C, Breems, LJ, Radulov, GI, Bolatkale, M, Liu, Q, Hegt, JA & van Roermund, AHM 2017, Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs. in IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA. Institute of Electrical and Electronics Engineers, Piscataway, pp. 547-550, 50th IEEE International Symposium on Circuits and Systems (ISCAS 2017), Baltimore, United States, 28/05/17. https://doi.org/10.1109/ISCAS.2017.8050369

Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs. / Zhang, C.; Breems, L.J.; Radulov, G.I.; Bolatkale, M.; Liu, Qilong; Hegt, J.A.; van Roermund, A.H.M.

IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA. Piscataway : Institute of Electrical and Electronics Engineers, 2017. p. 547-550.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs

AU - Zhang, C.

AU - Breems, L.J.

AU - Radulov, G.I.

AU - Bolatkale, M.

AU - Liu, Qilong

AU - Hegt, J.A.

AU - van Roermund, A.H.M.

PY - 2017/5/29

Y1 - 2017/5/29

N2 - This paper proposes both system-level and circuit-level solutions of a current-mode multi-path excess loop delay (ELD) compensation technique for continuous-time (CT) ΣΔ ADCs with multi-bit quantization and several GHz sampling rate.Thanks to the proposed solutions, the amplifier of the loop filter isnot in the fast feedback (FB) loop; the delay of the pre-amplifier of the comparator is removed; and the effective regeneration time of the comparator latch is maximized. The proposed novelties enable CT ΣΔ ADCs with wide signal bandwidth and improved power efficiency. Extensive transistor-level simulations demonstrate their effectiveness and robustness. This work validates the proposed methods by transistor level design and simulations of an 8.4 GHzMASH ΣΔ ADC achieving an SNDR of 71 dB in a signal band of 600 MHz. This shows that our proposed solutions enable power-efficient multi-GHz ΣΔ ADC applications.

AB - This paper proposes both system-level and circuit-level solutions of a current-mode multi-path excess loop delay (ELD) compensation technique for continuous-time (CT) ΣΔ ADCs with multi-bit quantization and several GHz sampling rate.Thanks to the proposed solutions, the amplifier of the loop filter isnot in the fast feedback (FB) loop; the delay of the pre-amplifier of the comparator is removed; and the effective regeneration time of the comparator latch is maximized. The proposed novelties enable CT ΣΔ ADCs with wide signal bandwidth and improved power efficiency. Extensive transistor-level simulations demonstrate their effectiveness and robustness. This work validates the proposed methods by transistor level design and simulations of an 8.4 GHzMASH ΣΔ ADC achieving an SNDR of 71 dB in a signal band of 600 MHz. This shows that our proposed solutions enable power-efficient multi-GHz ΣΔ ADC applications.

KW - Analog-to-Digital Converters, Sigma-Delta ADC, Excess Loop Delay Compensation, High-Speed ADC

U2 - 10.1109/ISCAS.2017.8050369

DO - 10.1109/ISCAS.2017.8050369

M3 - Conference contribution

SP - 547

EP - 550

BT - IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Zhang C, Breems LJ, Radulov GI, Bolatkale M, Liu Q, Hegt JA et al. Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs. In IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA. Piscataway: Institute of Electrical and Electronics Engineers. 2017. p. 547-550 https://doi.org/10.1109/ISCAS.2017.8050369