Continuous deep reactive ion etching of tapered via holes for three-dimensional integration

R. Li, Y. Lamy, W.F.A. Besling, F. Roozeboom, P.M. Sarro

Research output: Contribution to journalArticleAcademicpeer-review

41 Citations (Scopus)
517 Downloads (Pure)

Abstract

A continuous SF6/O2 plasma process at room temperature has been used to etch tapered through-silicon vias using a DRIE-ICP tool. These features (10–100 µm in diameter) are aimed for applications in 3D integration and MEMS packaging. The effects of various process parameters such as O2 flow rate, platen bias, pressure and substrate temperature on the via profile (depth, slope angle and aspect ratio) development are investigated. The etching mechanism was also studied and x-ray photoelectron spectroscopy (XPS) analysis reveals a SiOx passivation layer of the order of ~2 nm on the via sidewall and a substantial temperature dependence. Both tapering and anisotropy of etching depend on this passivation layer formation. Finally, suitable tapered vias with an aspect ratio of ~5 and a slope angle of ~83° are obtained by properly balancing the etching regimes. In this condition, a maximum etch rate of 7 µm min-1 is achieved.
Original languageEnglish
Pages (from-to)1-8
JournalJournal of Micromechanics and Microengineering
Volume18
Issue number125023
DOIs
Publication statusPublished - 2008

Fingerprint

Dive into the research topics of 'Continuous deep reactive ion etching of tapered via holes for three-dimensional integration'. Together they form a unique fingerprint.

Cite this