Computing the entire area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator

M.R.C.M. Berkelaar, H.W. Buurman, J.A.G. Jess

Research output: Contribution to journalArticleAcademicpeer-review

24 Citations (Scopus)
112 Downloads (Pure)

Fingerprint

Dive into the research topics of 'Computing the entire area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator'. Together they form a unique fingerprint.

Engineering & Materials Science