Clock buffer

V. Sharma; R.I.M.P. Meijer; J. Pineda de Gyvez

Clock buffer

V. Sharma (Inventor), R.I.M.P. Meijer (Inventor), J. Pineda de Gyvez (Inventor)

Electronic Systems

Research output: Patent › Patent publication

24 Downloads (Pure)

Abstract

A tuneable buffer circuit for use in a clock tree has multiple buffers in parallel, each buffer having a grounding function, and also a bypass switch in parallel with the buffers. The circuit has a normal mode of one buffer connected into circuit, a first low voltage mode of multiple buffers connected into circuit in parallel without grounding function, a second low voltage mode of the buffers connected into circuit in parallel with grounding function and a bypass mode.

Original language	English
Patent number	US2014225645
IPC	H03K 19/ 00 A I
Priority date	12/02/13
Publication status	Published - 14 Aug 2014

Access to Document

publisher versionFinal published version, 30.5 KB

https://nl.espacenet.com/publicationDetails/originalDocument?CC=US&NR=2014225645A1&KC=A1&FT=D&ND=3&date=20140814&DB=EPODOC&locale=nl_NL#

Cite this

@misc{a818ba455d114189b17b5ef730f9f1d7,

title = "Clock buffer",

abstract = "A tuneable buffer circuit for use in a clock tree has multiple buffers in parallel, each buffer having a grounding function, and also a bypass switch in parallel with the buffers. The circuit has a normal mode of one buffer connected into circuit, a first low voltage mode of multiple buffers connected into circuit in parallel without grounding function, a second low voltage mode of the buffers connected into circuit in parallel with grounding function and a bypass mode.",

author = "V. Sharma and R.I.M.P. Meijer and {Pineda de Gyvez}, J.",

year = "2014",

month = aug,

day = "14",

language = "English",

type = "Patent",

note = "US2014225645; H03K 19/ 00 A I",

}

TY - PAT

T1 - Clock buffer

AU - Sharma, V.

AU - Meijer, R.I.M.P.

AU - Pineda de Gyvez, J.

PY - 2014/8/14

Y1 - 2014/8/14

N2 - A tuneable buffer circuit for use in a clock tree has multiple buffers in parallel, each buffer having a grounding function, and also a bypass switch in parallel with the buffers. The circuit has a normal mode of one buffer connected into circuit, a first low voltage mode of multiple buffers connected into circuit in parallel without grounding function, a second low voltage mode of the buffers connected into circuit in parallel with grounding function and a bypass mode.

AB - A tuneable buffer circuit for use in a clock tree has multiple buffers in parallel, each buffer having a grounding function, and also a bypass switch in parallel with the buffers. The circuit has a normal mode of one buffer connected into circuit, a first low voltage mode of multiple buffers connected into circuit in parallel without grounding function, a second low voltage mode of the buffers connected into circuit in parallel with grounding function and a bypass mode.

M3 - Patent publication

M1 - US2014225645

ER -

Clock buffer

Abstract

Access to Document

Fingerprint

Cite this