BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching

R. Jordans; E. Diken; L. Jozwiak; H. Corporaal

doi:10.1109/DDECS.2014.6868768

BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching

R. Jordans, E. Diken, L. Jozwiak, H. Corporaal

Electronic Systems

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

2 Citations (Scopus)

1 Downloads (Pure)

Abstract

In this paper we introduce and discuss the BuildMaster framework. This framework supports the design space exploration of application specific VLIW processors and offers automated caching of intermediate compilation and simulation results. Both the compilation and the simulation cache can greatly help to shorten the exploration time and make it possible to use more realistic data for the evaluation of selected designs. In each of the experiments we performed, we were able to reduce the number of required simulations with over 90% and save up to 50% on the required compilation time.

Original language	English
Title of host publication	Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland
Place of Publication	Piscataway
Publisher	Institute of Electrical and Electronics Engineers
Pages	83-88
ISBN (Print)	978-1-4799-4560-3
DOIs	https://doi.org/10.1109/DDECS.2014.6868768
Publication status	Published - 2014
Event	conference; DDECS'14; 2014-04-23; 2014-04-25 - Duration: 23 Apr 2014 → 25 Apr 2014

Conference

Conference	conference; DDECS'14; 2014-04-23; 2014-04-25
Period	23/04/14 → 25/04/14
Other	DDECS'14

Access to Document

10.1109/DDECS.2014.6868768

Fingerprint Dive into the research topics of 'BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching'. Together they form a unique fingerprint.

Cite this

Jordans, R., Diken, E., Jozwiak, L., & Corporaal, H. (2014). BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching. In Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland (pp. 83-88). Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/DDECS.2014.6868768

Jordans, R. ; Diken, E. ; Jozwiak, L. ; Corporaal, H. / BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching. Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland. Piscataway : Institute of Electrical and Electronics Engineers, 2014. pp. 83-88

@inproceedings{dc0c8ea1be084851aed646121b97715d,

title = "BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching",

abstract = "In this paper we introduce and discuss the BuildMaster framework. This framework supports the design space exploration of application specific VLIW processors and offers automated caching of intermediate compilation and simulation results. Both the compilation and the simulation cache can greatly help to shorten the exploration time and make it possible to use more realistic data for the evaluation of selected designs. In each of the experiments we performed, we were able to reduce the number of required simulations with over 90% and save up to 50% on the required compilation time.",

author = "R. Jordans and E. Diken and L. Jozwiak and H. Corporaal",

year = "2014",

doi = "10.1109/DDECS.2014.6868768",

language = "English",

isbn = "978-1-4799-4560-3",

pages = "83--88",

booktitle = "Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "conference; DDECS'14; 2014-04-23; 2014-04-25 ; Conference date: 23-04-2014 Through 25-04-2014",

}

Jordans, R, Diken, E, Jozwiak, L & Corporaal, H 2014, BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching. in Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland. Institute of Electrical and Electronics Engineers, Piscataway, pp. 83-88, conference; DDECS'14; 2014-04-23; 2014-04-25, 23/04/14. https://doi.org/10.1109/DDECS.2014.6868768

BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching. / Jordans, R.; Diken, E.; Jozwiak, L.; Corporaal, H.

Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland. Piscataway : Institute of Electrical and Electronics Engineers, 2014. p. 83-88.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching

AU - Jordans, R.

AU - Diken, E.

AU - Jozwiak, L.

AU - Corporaal, H.

PY - 2014

Y1 - 2014

N2 - In this paper we introduce and discuss the BuildMaster framework. This framework supports the design space exploration of application specific VLIW processors and offers automated caching of intermediate compilation and simulation results. Both the compilation and the simulation cache can greatly help to shorten the exploration time and make it possible to use more realistic data for the evaluation of selected designs. In each of the experiments we performed, we were able to reduce the number of required simulations with over 90% and save up to 50% on the required compilation time.

AB - In this paper we introduce and discuss the BuildMaster framework. This framework supports the design space exploration of application specific VLIW processors and offers automated caching of intermediate compilation and simulation results. Both the compilation and the simulation cache can greatly help to shorten the exploration time and make it possible to use more realistic data for the evaluation of selected designs. In each of the experiments we performed, we were able to reduce the number of required simulations with over 90% and save up to 50% on the required compilation time.

U2 - 10.1109/DDECS.2014.6868768

DO - 10.1109/DDECS.2014.6868768

M3 - Conference contribution

SN - 978-1-4799-4560-3

SP - 83

EP - 88

BT - Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - conference; DDECS'14; 2014-04-23; 2014-04-25

Y2 - 23 April 2014 through 25 April 2014

ER -

Jordans R, Diken E, Jozwiak L , Corporaal H. BuildMaster : efficient ASIP architecture exploration through compilation and simulation result caching. In Proceedings on the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'14), 23-25 April 2014, Warsaw, Poland. Piscataway: Institute of Electrical and Electronics Engineers. 2014. p. 83-88 https://doi.org/10.1109/DDECS.2014.6868768