Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip

M.A Hansson, M. Wiggers, A.J.M. Moonen, K.G.W. Goossens, M.J.G. Bekooij

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

23 Citations (Scopus)
76 Downloads (Pure)

Abstract

A Network on Chip (NoC) with end-to-end flow control is modelled by a cyclo-static dataflow graph. Using the proposed model together with existing analysis algorithms, we size the buffers in the network interfaces. We show, for a range of NoC designs, that buffer sizes are determined with a run time comparable to existing analytical methods, and results comparable to exhaustive simulation.
Original languageEnglish
Title of host publication2nd ACM/IEProceedings of the 2nd ACM/IEEE International Symposium on Networks-on-Chips (NOCS 2008) 7 - 11 April 2008, Newcastle upon Tyne, UK
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages211-212
ISBN (Print)978-0-7695-3098-7
DOIs
Publication statusPublished - 2008
Event2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2008), April 7-11, 2008, Newcastle upon Tyne, UK - Newcastle University, Newcastle upon Tyne, United Kingdom
Duration: 7 Apr 200811 Apr 2008
http://async.org.uk/nocs2008/

Conference

Conference2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2008), April 7-11, 2008, Newcastle upon Tyne, UK
Abbreviated titleNOCS 2008
CountryUnited Kingdom
CityNewcastle upon Tyne
Period7/04/0811/04/08
Internet address

Fingerprint Dive into the research topics of 'Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip'. Together they form a unique fingerprint.

  • Cite this

    Hansson, M. A., Wiggers, M., Moonen, A. J. M., Goossens, K. G. W., & Bekooij, M. J. G. (2008). Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip. In 2nd ACM/IEProceedings of the 2nd ACM/IEEE International Symposium on Networks-on-Chips (NOCS 2008) 7 - 11 April 2008, Newcastle upon Tyne, UK (pp. 211-212). Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/NOCS.2008.4492742