Another way of doing RSA cryptography in hardware

L. Batina; G. Muurling

doi:10.1007/3-540-45325-3_33

Another way of doing RSA cryptography in hardware

L. Batina, G. Muurling

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Professional

Abstract

In this paper we describe an efficient and secure hardware implementation of the RSA cryptosystem. Modular exponentiation is based on Montgomery’s method without any modular reduction achieving the optimal bound. The presented systolic array architecture is scalable in severalparameters which makes it possible to implement Compaq’s MultiPrime TM in a very efficient way. According to a developed performance model the influence of different parameters is investigated. This platform is optimised for Multiprime as an example for the RSA cryptosystem. In this work we give details about this scheme, which uses three or more factors of the composite N. Security of this scheme, related to this architecture is also presented.

Original language	English
Title of host publication	Cryptography and coding : 8th IMA International Conference, Cirencester, UK, December 17 - 19, 2001 ; proceedings
Editors	B. Honary
Place of Publication	Berlin
Publisher	Springer
Pages	364-373
ISBN (Print)	978-3-540-43026-1
DOIs	https://doi.org/10.1007/3-540-45325-3_33
Publication status	Published - 2001
Event	conference; IMA international congress - Duration: 1 Jan 2001 → …

Publication series

Name	Lecture notes in computer science
Volume	2260

Conference

Conference	conference; IMA international congress
Period	1/01/01 → …
Other	IMA international congress

Access to Document

10.1007/3-540-45325-3_33

Cite this

@inproceedings{93ef8595d0f640b99960e97966130776,

title = "Another way of doing RSA cryptography in hardware",

abstract = "In this paper we describe an efficient and secure hardware implementation of the RSA cryptosystem. Modular exponentiation is based on Montgomery{\textquoteright}s method without any modular reduction achieving the optimal bound. The presented systolic array architecture is scalable in severalparameters which makes it possible to implement Compaq{\textquoteright}s MultiPrime TM in a very efficient way. According to a developed performance model the influence of different parameters is investigated. This platform is optimised for Multiprime as an example for the RSA cryptosystem. In this work we give details about this scheme, which uses three or more factors of the composite N. Security of this scheme, related to this architecture is also presented.",

author = "L. Batina and G. Muurling",

year = "2001",

doi = "10.1007/3-540-45325-3_33",

language = "English",

isbn = "978-3-540-43026-1",

series = "Lecture notes in computer science",

publisher = "Springer",

pages = "364--373",

editor = "B. Honary",

booktitle = "Cryptography and coding : 8th IMA International Conference, Cirencester, UK, December 17 - 19, 2001 ; proceedings",

address = "Germany",

note = "conference; IMA international congress ; Conference date: 01-01-2001",

}

Batina, L & Muurling, G 2001, Another way of doing RSA cryptography in hardware. in B Honary (ed.), Cryptography and coding : 8th IMA International Conference, Cirencester, UK, December 17 - 19, 2001 ; proceedings. Lecture notes in computer science, vol. 2260, Springer, Berlin, pp. 364-373, conference; IMA international congress, 1/01/01. https://doi.org/10.1007/3-540-45325-3_33

Another way of doing RSA cryptography in hardware. / Batina, L.; Muurling, G.
Cryptography and coding : 8th IMA International Conference, Cirencester, UK, December 17 - 19, 2001 ; proceedings. ed. / B. Honary. Berlin: Springer, 2001. p. 364-373 (Lecture notes in computer science; Vol. 2260).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Professional

TY - GEN

T1 - Another way of doing RSA cryptography in hardware

AU - Batina, L.

AU - Muurling, G.

PY - 2001

Y1 - 2001

N2 - In this paper we describe an efficient and secure hardware implementation of the RSA cryptosystem. Modular exponentiation is based on Montgomery’s method without any modular reduction achieving the optimal bound. The presented systolic array architecture is scalable in severalparameters which makes it possible to implement Compaq’s MultiPrime TM in a very efficient way. According to a developed performance model the influence of different parameters is investigated. This platform is optimised for Multiprime as an example for the RSA cryptosystem. In this work we give details about this scheme, which uses three or more factors of the composite N. Security of this scheme, related to this architecture is also presented.

AB - In this paper we describe an efficient and secure hardware implementation of the RSA cryptosystem. Modular exponentiation is based on Montgomery’s method without any modular reduction achieving the optimal bound. The presented systolic array architecture is scalable in severalparameters which makes it possible to implement Compaq’s MultiPrime TM in a very efficient way. According to a developed performance model the influence of different parameters is investigated. This platform is optimised for Multiprime as an example for the RSA cryptosystem. In this work we give details about this scheme, which uses three or more factors of the composite N. Security of this scheme, related to this architecture is also presented.

U2 - 10.1007/3-540-45325-3_33

DO - 10.1007/3-540-45325-3_33

M3 - Conference contribution

SN - 978-3-540-43026-1

T3 - Lecture notes in computer science

SP - 364

EP - 373

BT - Cryptography and coding : 8th IMA International Conference, Cirencester, UK, December 17 - 19, 2001 ; proceedings

A2 - Honary, B.

PB - Springer

CY - Berlin

T2 - conference; IMA international congress

Y2 - 1 January 2001

ER -

Another way of doing RSA cryptography in hardware

Abstract

Publication series

Conference

Access to Document

Fingerprint

Cite this