An ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS

Yao Hong Liu, Johan van den Heuvel, Takashi Kuramochi, Benjamin Busze, Paul Mateman, Vamshi Krishna Chillara, Bindi Wang, Robert Bogdan Staszewski, Kathleen Philips

Research output: Contribution to journalArticleAcademicpeer-review

18 Citations (Scopus)

Abstract

This paper introduces an ultra-low power 1.7-2.7-GHz fractional-N sub-sampling digital PLL (SS-DPLL) for Internet-of-Things (IoT) applications targeting compliance with Bluetooth Low Energy (BLE) and IEEE802.15.4 standards. A snapshot time-to-digital converter (TDC) acts as a digital sub-sampler featuring an increased out-of-range gain and without any assistance from the traditional counting of DCO edges, thus further reducing power consumption. With a proposed DCO-divider phase rotation in the feedback path, the impact of the digital-to-time converter's (DTC's) non-linearity on the PLL is reduced and improves fractional spurs by at least 8 dB across BLE channels. Moreover, a "variable-preconditioned LMS" calibration algorithm is introduced to dynamically correct the DTC gain error with fractional frequency control word (FCW) down to 1/16384. Fabricated in 40 nm CMOS, the SS-DPLL achieves phase noise performance of -109 dBc/Hz at 1 MHz offset, while consuming a record-low power of 1.19 mW.

Original languageEnglish
Article number7765088
Pages (from-to)1094-1105
Number of pages12
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume64
Issue number5
DOIs
Publication statusPublished - 1 May 2017

Fingerprint

Frequency synthesizers
Phase locked loops
Modulators
Bluetooth
Sampling
Phase noise
Electric power utilization
Calibration
Feedback
Internet of things

Keywords

  • All-digital PLL
  • digital-to-time converter
  • fractional-N PLL
  • Internet of Things
  • LMS
  • low-power transceiver
  • sub-sampling PLL
  • time-to-digital converter

Cite this

Liu, Yao Hong ; van den Heuvel, Johan ; Kuramochi, Takashi ; Busze, Benjamin ; Mateman, Paul ; Chillara, Vamshi Krishna ; Wang, Bindi ; Staszewski, Robert Bogdan ; Philips, Kathleen. / An ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS. In: IEEE Transactions on Circuits and Systems I: Regular Papers. 2017 ; Vol. 64, No. 5. pp. 1094-1105.
@article{c58f2b5582274bfc9e760e63d6f49d16,
title = "An ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS",
abstract = "This paper introduces an ultra-low power 1.7-2.7-GHz fractional-N sub-sampling digital PLL (SS-DPLL) for Internet-of-Things (IoT) applications targeting compliance with Bluetooth Low Energy (BLE) and IEEE802.15.4 standards. A snapshot time-to-digital converter (TDC) acts as a digital sub-sampler featuring an increased out-of-range gain and without any assistance from the traditional counting of DCO edges, thus further reducing power consumption. With a proposed DCO-divider phase rotation in the feedback path, the impact of the digital-to-time converter's (DTC's) non-linearity on the PLL is reduced and improves fractional spurs by at least 8 dB across BLE channels. Moreover, a {"}variable-preconditioned LMS{"} calibration algorithm is introduced to dynamically correct the DTC gain error with fractional frequency control word (FCW) down to 1/16384. Fabricated in 40 nm CMOS, the SS-DPLL achieves phase noise performance of -109 dBc/Hz at 1 MHz offset, while consuming a record-low power of 1.19 mW.",
keywords = "All-digital PLL, digital-to-time converter, fractional-N PLL, Internet of Things, LMS, low-power transceiver, sub-sampling PLL, time-to-digital converter",
author = "Liu, {Yao Hong} and {van den Heuvel}, Johan and Takashi Kuramochi and Benjamin Busze and Paul Mateman and Chillara, {Vamshi Krishna} and Bindi Wang and Staszewski, {Robert Bogdan} and Kathleen Philips",
year = "2017",
month = "5",
day = "1",
doi = "10.1109/TCSI.2016.2625462",
language = "English",
volume = "64",
pages = "1094--1105",
journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers",
number = "5",

}

An ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS. / Liu, Yao Hong; van den Heuvel, Johan; Kuramochi, Takashi; Busze, Benjamin; Mateman, Paul; Chillara, Vamshi Krishna; Wang, Bindi; Staszewski, Robert Bogdan; Philips, Kathleen.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 64, No. 5, 7765088, 01.05.2017, p. 1094-1105.

Research output: Contribution to journalArticleAcademicpeer-review

TY - JOUR

T1 - An ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS

AU - Liu, Yao Hong

AU - van den Heuvel, Johan

AU - Kuramochi, Takashi

AU - Busze, Benjamin

AU - Mateman, Paul

AU - Chillara, Vamshi Krishna

AU - Wang, Bindi

AU - Staszewski, Robert Bogdan

AU - Philips, Kathleen

PY - 2017/5/1

Y1 - 2017/5/1

N2 - This paper introduces an ultra-low power 1.7-2.7-GHz fractional-N sub-sampling digital PLL (SS-DPLL) for Internet-of-Things (IoT) applications targeting compliance with Bluetooth Low Energy (BLE) and IEEE802.15.4 standards. A snapshot time-to-digital converter (TDC) acts as a digital sub-sampler featuring an increased out-of-range gain and without any assistance from the traditional counting of DCO edges, thus further reducing power consumption. With a proposed DCO-divider phase rotation in the feedback path, the impact of the digital-to-time converter's (DTC's) non-linearity on the PLL is reduced and improves fractional spurs by at least 8 dB across BLE channels. Moreover, a "variable-preconditioned LMS" calibration algorithm is introduced to dynamically correct the DTC gain error with fractional frequency control word (FCW) down to 1/16384. Fabricated in 40 nm CMOS, the SS-DPLL achieves phase noise performance of -109 dBc/Hz at 1 MHz offset, while consuming a record-low power of 1.19 mW.

AB - This paper introduces an ultra-low power 1.7-2.7-GHz fractional-N sub-sampling digital PLL (SS-DPLL) for Internet-of-Things (IoT) applications targeting compliance with Bluetooth Low Energy (BLE) and IEEE802.15.4 standards. A snapshot time-to-digital converter (TDC) acts as a digital sub-sampler featuring an increased out-of-range gain and without any assistance from the traditional counting of DCO edges, thus further reducing power consumption. With a proposed DCO-divider phase rotation in the feedback path, the impact of the digital-to-time converter's (DTC's) non-linearity on the PLL is reduced and improves fractional spurs by at least 8 dB across BLE channels. Moreover, a "variable-preconditioned LMS" calibration algorithm is introduced to dynamically correct the DTC gain error with fractional frequency control word (FCW) down to 1/16384. Fabricated in 40 nm CMOS, the SS-DPLL achieves phase noise performance of -109 dBc/Hz at 1 MHz offset, while consuming a record-low power of 1.19 mW.

KW - All-digital PLL

KW - digital-to-time converter

KW - fractional-N PLL

KW - Internet of Things

KW - LMS

KW - low-power transceiver

KW - sub-sampling PLL

KW - time-to-digital converter

UR - http://www.scopus.com/inward/record.url?scp=85000979637&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2016.2625462

DO - 10.1109/TCSI.2016.2625462

M3 - Article

AN - SCOPUS:85000979637

VL - 64

SP - 1094

EP - 1105

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 5

M1 - 7765088

ER -