Accurate thermal noise model for deep-submicron CMOS

A. J. Scholten, H. J. Tromp, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, P. W.H. de Vreede, R. F.M. Roes, P. H. Woerlee, A. H. Montree, D. B.M. Klaassen

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

80 Citations (Scopus)

Abstract

Extensive measurements of drain current thermal noise are presented for 3 different CMOS technologies and for gate lengths ranging from 2 μm down to 0.17 μm. Using a surface-potential-based compact MOS model with improved descriptions of carrier mobility and velocity saturation, all the experimental results can be described accurately without invoking carrier heating effects or introducing additional parameters.

Original languageEnglish
Title of host publication1999 IEEE International Devices Meeting (IEDM)
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages155-158
Number of pages4
ISBN (Print)0-7803-5410-9
DOIs
Publication statusPublished - 1 Dec 1999
Externally publishedYes
Event1999 IEEE International Devices Meeting (IEDM) - Washington, DC, USA
Duration: 5 Dec 19998 Dec 1999

Conference

Conference1999 IEEE International Devices Meeting (IEDM)
CityWashington, DC, USA
Period5/12/998/12/99

Fingerprint Dive into the research topics of 'Accurate thermal noise model for deep-submicron CMOS'. Together they form a unique fingerprint.

Cite this