Abstract clocks for the DSE of data intensive applications on MPSoCs.

R. Corvino; A. Gamatié

doi:10.1109/ISPA.2012.107

Abstract clocks for the DSE of data intensive applications on MPSoCs.

R. Corvino, A. Gamatié

Electronic Systems

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

4 Citations (Scopus)

Abstract

This paper presents an approach advocating abstract clocks to represent data-intensive applications executed on multiprocessor systems-on-chip (MPSoCs) for facilitating the exploration of large design spaces. By using abstract clocks, the advocated method characterizes applications defined by multiple loop nests, as well as, useful loop transformations that contribute to an efficient application execution. It combines the advantages of optimizations provided by loop transformations and the precision of information on scheduling captured by the abstract clocks. As a result, it favors a rapid, and yet accurate design space exploration (DSE) of data-intensive systems.

Original language	English
Title of host publication	Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), 10-13 July 2012, Leganés, Madrid
Place of Publication	Piscataway
Publisher	Institute of Electrical and Electronics Engineers
Pages	729-736
DOIs	https://doi.org/10.1109/ISPA.2012.107
Publication status	Published - 2012
Event	10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012) - Leganes, Spain Duration: 10 Jul 2012 → 13 Jul 2012 Conference number: 10 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6280412

Conference

Conference	10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012)
Abbreviated title	ISPA 2012
Country/Territory	Spain
City	Leganes
Period	10/07/12 → 13/07/12
Internet address	http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6280412

Access to Document

10.1109/ISPA.2012.107

Cite this

@inproceedings{7e88f086f1464755899f124058e11da4,

title = "Abstract clocks for the DSE of data intensive applications on MPSoCs.",

abstract = "This paper presents an approach advocating abstract clocks to represent data-intensive applications executed on multiprocessor systems-on-chip (MPSoCs) for facilitating the exploration of large design spaces. By using abstract clocks, the advocated method characterizes applications defined by multiple loop nests, as well as, useful loop transformations that contribute to an efficient application execution. It combines the advantages of optimizations provided by loop transformations and the precision of information on scheduling captured by the abstract clocks. As a result, it favors a rapid, and yet accurate design space exploration (DSE) of data-intensive systems.",

author = "R. Corvino and A. Gamati{\'e}",

year = "2012",

doi = "10.1109/ISPA.2012.107",

language = "English",

pages = "729--736",

booktitle = "Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), 10-13 July 2012, Legan{\'e}s, Madrid",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012), ISPA 2012 ; Conference date: 10-07-2012 Through 13-07-2012",

url = "http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6280412",

}

Corvino, R & Gamatié, A 2012, Abstract clocks for the DSE of data intensive applications on MPSoCs. in Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), 10-13 July 2012, Leganés, Madrid. Institute of Electrical and Electronics Engineers, Piscataway, pp. 729-736, 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012), Leganes, Spain, 10/07/12. https://doi.org/10.1109/ISPA.2012.107

Abstract clocks for the DSE of data intensive applications on MPSoCs. / Corvino, R.; Gamatié, A.

Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), 10-13 July 2012, Leganés, Madrid. Piscataway : Institute of Electrical and Electronics Engineers, 2012. p. 729-736.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Abstract clocks for the DSE of data intensive applications on MPSoCs.

AU - Corvino, R.

AU - Gamatié, A.

N1 - Conference code: 10

PY - 2012

Y1 - 2012

N2 - This paper presents an approach advocating abstract clocks to represent data-intensive applications executed on multiprocessor systems-on-chip (MPSoCs) for facilitating the exploration of large design spaces. By using abstract clocks, the advocated method characterizes applications defined by multiple loop nests, as well as, useful loop transformations that contribute to an efficient application execution. It combines the advantages of optimizations provided by loop transformations and the precision of information on scheduling captured by the abstract clocks. As a result, it favors a rapid, and yet accurate design space exploration (DSE) of data-intensive systems.

AB - This paper presents an approach advocating abstract clocks to represent data-intensive applications executed on multiprocessor systems-on-chip (MPSoCs) for facilitating the exploration of large design spaces. By using abstract clocks, the advocated method characterizes applications defined by multiple loop nests, as well as, useful loop transformations that contribute to an efficient application execution. It combines the advantages of optimizations provided by loop transformations and the precision of information on scheduling captured by the abstract clocks. As a result, it favors a rapid, and yet accurate design space exploration (DSE) of data-intensive systems.

U2 - 10.1109/ISPA.2012.107

DO - 10.1109/ISPA.2012.107

M3 - Conference contribution

SP - 729

EP - 736

BT - Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), 10-13 July 2012, Leganés, Madrid

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012)

Y2 - 10 July 2012 through 13 July 2012

ER -

Abstract clocks for the DSE of data intensive applications on MPSoCs.

Abstract

Conference

Access to Document

Fingerprint

Cite this