Abstract
In this paper, a new envelope detector design in a 40nm CMOS technology is presented. The design employs quadrature signal generation and 2nd harmonic cancellation to reduce output ripple while achieving high detection speed at the same time. The envelope detector operates from 500MHz to 6GHz with a detection speed of 250 MHz. It achieves less than 2% ripple, 0.64 ns delay and consumes 76.9 uW. With the achieved results, it is suitable for use in a nonlinear interference suppression receiver, enabling more than 25 dB of suppression.
Original language | English |
---|---|
Title of host publication | 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 1-5 |
Number of pages | 5 |
Volume | 2018-May |
ISBN (Electronic) | 9781538648810 |
DOIs | |
Publication status | Published - 26 Apr 2018 |
Event | 2018 IEEE International Symposium on Circuits and Systems (ISCAS 2018) - Florence Conference Center, Florence, Italy Duration: 27 May 2018 → 30 May 2018 https://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8334884 |
Conference
Conference | 2018 IEEE International Symposium on Circuits and Systems (ISCAS 2018) |
---|---|
Abbreviated title | ISCAS 2018 |
Country/Territory | Italy |
City | Florence |
Period | 27/05/18 → 30/05/18 |
Internet address |
Keywords
- envelope detector
- harmonic rejection
- interference suppression
- quadrature generation