A systematic approach to design low power video codec cores

K. Denolf, A. Chirila-Rus, P. Schumacher, R. Turney, K. Vissers, D.T.M.L. Verkest, H. Corporaal

Research output: Contribution to journalArticleAcademicpeer-review

6 Citations (Scopus)
90 Downloads (Pure)


The higher resolutions and new functionality of video applications increase their throughput and processing requirements. In contrast, the energy and heat limitations of mobile devices demand low-power video cores. We propose a memory and communication centric design methodology to reach an energy-efficient dedicated implementation. First, memory optimizations are combined with algorithmic tuning. Then, a partitioning exploration introduces parallelism using a cyclo-static dataflow model that also expresses implementation-specific aspects of communication channels. Towards hardware, these channels are implemented as a restricted set of communication primitives. They enable an automated RTL development strategy for rigorous functional verification. The FPGA/ASIC design of an MPEG-4 Simple Profile video codec demonstrates the methodology. The video pipeline exploits the inherent functional parallelism of the codec and contains a tailored memory hierarchy with burst accesses to external memory. 4CIF encoding at 30 fps, consumes 71 mW in a 180 nm, 1.62 V UMC technology.
Original languageEnglish
Article number64569
Pages (from-to)64569-1/14
Number of pages14
JournalEURASIP Journal on Embedded Systems
Publication statusPublished - 2007

Fingerprint Dive into the research topics of 'A systematic approach to design low power video codec cores'. Together they form a unique fingerprint.

  • Cite this

    Denolf, K., Chirila-Rus, A., Schumacher, P., Turney, R., Vissers, K., Verkest, D. T. M. L., & Corporaal, H. (2007). A systematic approach to design low power video codec cores. EURASIP Journal on Embedded Systems, 2007, 64569-1/14. [64569]. https://doi.org/10.1155/2007/64569