A scalable single-chip multi-processor architecture with on-chip RTOS kernel

B.D. Theelen, A.C. Verschueren, V.V. Reyes Suarez, M.P.J. Stevens, A. Nunez

    Research output: Contribution to journalArticleAcademicpeer-review

    9 Citations (Scopus)

    Abstract

    Now that system-on-chip technology is emerging, single-chip multi-processors are becoming feasible. A key problem of designing such systems is the complexity of their on-chip interconnects and memory architecture. It is furthermore unclear at what level software should be integrated. An example of a single-chip multi-processor for real-time (networked) embedded systems is the multi-microprocessor (MµP). Its architecture consists of a scalable number of identical master processors and a configurable set of shared co-processors. Additionally, an on-chip real-time operating system kernel is included to support transparent multi-tasking over the set of master processors. In this paper, we explore the main design issues of the architecture platform on which the MµP is based. In addition, synthesis results are presented for a lightweight configuration of this architecture platform.
    Original languageEnglish
    Pages (from-to)619-639
    Number of pages21
    JournalJournal of Systems Architecture
    Volume49
    Issue number12-15
    DOIs
    Publication statusPublished - 2003

    Fingerprint Dive into the research topics of 'A scalable single-chip multi-processor architecture with on-chip RTOS kernel'. Together they form a unique fingerprint.

    Cite this