A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level; Use-case: Modeling a Level-2 Cache IP module at transaction level

S. Menon; J. Suryaprasad

doi:10.1109/NESEA.2010.5678054

A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level; Use-case: Modeling a Level-2 Cache IP module at transaction level

S. Menon, J. Suryaprasad

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

Original language	English
Title of host publication	2010 IEEE International Conference on Networked Embedded Systems for Enterprise Applications
Pages	1-6
Number of pages	6
DOIs	https://doi.org/10.1109/NESEA.2010.5678054
Publication status	Published - 1 Nov 2010
Externally published	Yes

Keywords

cache storage
formal specification
LRU replacement algorithm
Motorola MPC2605 L2Cache
SystemC
commercial-off-the-shelf based development
hierarchical state machines
level-2 cache IP module
multiplexed master-slave device
pattern based methodology
set-associative cache mapping
software simulation models
technical specification document
virtual prototype
Algorithm design and analysis
Arrays
IP networks
Multiplexing
Object oriented modeling
Program processors
Random access memory
Design Patterns
ESL
L2Cache
TLM

Access to Document

10.1109/NESEA.2010.5678054

Cite this

Menon, S., & Suryaprasad, J. (2010). A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level; Use-case: Modeling a Level-2 Cache IP module at transaction level. In 2010 IEEE International Conference on Networked Embedded Systems for Enterprise Applications (pp. 1-6) https://doi.org/10.1109/NESEA.2010.5678054

@inproceedings{bab580f6e002495888446db491e960c8,

title = "A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level; Use-case: Modeling a Level-2 Cache IP module at transaction level",

keywords = "cache storage, formal specification, LRU replacement algorithm, Motorola MPC2605 L2Cache, SystemC, commercial-off-the-shelf based development, hierarchical state machines, level-2 cache IP module, multiplexed master-slave device, pattern based methodology, set-associative cache mapping, software simulation models, technical specification document, virtual prototype, Algorithm design and analysis, Arrays, IP networks, Multiplexing, Object oriented modeling, Program processors, Random access memory, Design Patterns, ESL, L2Cache, TLM",

author = "S. Menon and J. Suryaprasad",

year = "2010",

month = nov,

day = "1",

doi = "10.1109/NESEA.2010.5678054",

language = "English",

pages = "1--6",

booktitle = "2010 IEEE International Conference on Networked Embedded Systems for Enterprise Applications",

}

A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level; Use-case: Modeling a Level-2 Cache IP module at transaction level. / Menon, S.; Suryaprasad, J.

2010 IEEE International Conference on Networked Embedded Systems for Enterprise Applications. 2010. p. 1-6.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level; Use-case: Modeling a Level-2 Cache IP module at transaction level

AU - Menon, S.

AU - Suryaprasad, J.

PY - 2010/11/1

Y1 - 2010/11/1

KW - cache storage

KW - formal specification

KW - LRU replacement algorithm

KW - Motorola MPC2605 L2Cache

KW - SystemC

KW - commercial-off-the-shelf based development

KW - hierarchical state machines

KW - level-2 cache IP module

KW - multiplexed master-slave device

KW - pattern based methodology

KW - set-associative cache mapping

KW - software simulation models

KW - technical specification document

KW - virtual prototype

KW - Algorithm design and analysis

KW - Arrays

KW - IP networks

KW - Multiplexing

KW - Object oriented modeling

KW - Program processors

KW - Random access memory

KW - Design Patterns

KW - ESL

KW - L2Cache

KW - TLM

U2 - 10.1109/NESEA.2010.5678054

DO - 10.1109/NESEA.2010.5678054

M3 - Conference contribution

SP - 1

EP - 6

BT - 2010 IEEE International Conference on Networked Embedded Systems for Enterprise Applications

ER -