A novel test time reduction algorithm for test architecture design for core-based system chips

Sandeep K. Goel, E.J. Marinissen

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

7 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A novel test time reduction algorithm for test architecture design for core-based system chips'. Together they form a unique fingerprint.

Engineering & Materials Science