A notation for designing restoring logic circuitry in CMOS

M. Rem, C.A. Mead

Research output: Contribution to journalArticleAcademicpeer-review

1 Citation (Scopus)
1 Downloads (Pure)


A program notation is introduced together with a technique for translating programs in that notation into transistor diagrams for CMOS integrated circuits. A number of restrictions are imposed on the programs ensuring every circuit thus obtained to be restoring. The program notation caters to hierarchical design. It is shown how the observance of the restrictions can be checked for each level of the hierarchy separately. The techniques discussed in this paper may be viewed as a modest step towards silicon compilation.
Original languageEnglish
Pages (from-to)5-10
Number of pages6
JournalMicroelectronics Journal
Issue number6
Publication statusPublished - 1982


Dive into the research topics of 'A notation for designing restoring logic circuitry in CMOS'. Together they form a unique fingerprint.

Cite this