A non-intrusive online FPGA test scheme using a hardwired network on chip

M.A. Wahlah, K.G.W. Goossens

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

Modern Field Programmable Gate Arrays (FPGAs) posses small features, and have gained popularity in mission-critical systems. However, due to small FPGA features and harsh external conditions that can be faced by a mission-critical system, an FPGA chip can suffer from faults. This in turn raises the need to test an FPGA to ensure a reliable system performance. However, a mission-critical system requires that the test process should be non-intrusive, i.e., applications & FPGA regions that are not being tested remain unaffected. Hence, an online test scheme is required that not only verifies the correctness of an FPGA, but also does not degrade the performance of other, running FPGA applications. In this paper, we propose a Hardwired Network on Chip (HWNoC) as the Test Access Mechanism (TAM). Our online test scheme uses a HWNoC, to perform real-time streaming of test data that is non-intrusive to other communication traffic. Additionally, our online test scheme exhibits approx. 18 and 29 times lower spatial and temporal overheads as compared to existing schemes, respectively.
Original languageEnglish
Title of host publicationProceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages351-359
ISBN (Print)978-1-4577-1048-3
DOIs
Publication statusPublished - 2011
Event14th Euromicro Conference on Digital System Design (DSD 2011) - Oulu, Finland
Duration: 31 Aug 20112 Sep 2011
Conference number: 14
http://dsmc2.eap.gr/dsd2011/

Conference

Conference14th Euromicro Conference on Digital System Design (DSD 2011)
Abbreviated titleDSD 2011
CountryFinland
CityOulu
Period31/08/112/09/11
Other"Architectures, Methods and Tools"
Internet address

Fingerprint

Field programmable gate arrays (FPGA)
Network-on-chip
Telecommunication traffic

Cite this

Wahlah, M. A., & Goossens, K. G. W. (2011). A non-intrusive online FPGA test scheme using a hardwired network on chip. In Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland (pp. 351-359). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/DSD.2011.49
Wahlah, M.A. ; Goossens, K.G.W. / A non-intrusive online FPGA test scheme using a hardwired network on chip. Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland. Piscataway : Institute of Electrical and Electronics Engineers, 2011. pp. 351-359
@inproceedings{1fe59bc79a08403cbbee364e91bd668b,
title = "A non-intrusive online FPGA test scheme using a hardwired network on chip",
abstract = "Modern Field Programmable Gate Arrays (FPGAs) posses small features, and have gained popularity in mission-critical systems. However, due to small FPGA features and harsh external conditions that can be faced by a mission-critical system, an FPGA chip can suffer from faults. This in turn raises the need to test an FPGA to ensure a reliable system performance. However, a mission-critical system requires that the test process should be non-intrusive, i.e., applications & FPGA regions that are not being tested remain unaffected. Hence, an online test scheme is required that not only verifies the correctness of an FPGA, but also does not degrade the performance of other, running FPGA applications. In this paper, we propose a Hardwired Network on Chip (HWNoC) as the Test Access Mechanism (TAM). Our online test scheme uses a HWNoC, to perform real-time streaming of test data that is non-intrusive to other communication traffic. Additionally, our online test scheme exhibits approx. 18 and 29 times lower spatial and temporal overheads as compared to existing schemes, respectively.",
author = "M.A. Wahlah and K.G.W. Goossens",
year = "2011",
doi = "10.1109/DSD.2011.49",
language = "English",
isbn = "978-1-4577-1048-3",
pages = "351--359",
booktitle = "Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Wahlah, MA & Goossens, KGW 2011, A non-intrusive online FPGA test scheme using a hardwired network on chip. in Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland. Institute of Electrical and Electronics Engineers, Piscataway, pp. 351-359, 14th Euromicro Conference on Digital System Design (DSD 2011), Oulu, Finland, 31/08/11. https://doi.org/10.1109/DSD.2011.49

A non-intrusive online FPGA test scheme using a hardwired network on chip. / Wahlah, M.A.; Goossens, K.G.W.

Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland. Piscataway : Institute of Electrical and Electronics Engineers, 2011. p. 351-359.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A non-intrusive online FPGA test scheme using a hardwired network on chip

AU - Wahlah, M.A.

AU - Goossens, K.G.W.

PY - 2011

Y1 - 2011

N2 - Modern Field Programmable Gate Arrays (FPGAs) posses small features, and have gained popularity in mission-critical systems. However, due to small FPGA features and harsh external conditions that can be faced by a mission-critical system, an FPGA chip can suffer from faults. This in turn raises the need to test an FPGA to ensure a reliable system performance. However, a mission-critical system requires that the test process should be non-intrusive, i.e., applications & FPGA regions that are not being tested remain unaffected. Hence, an online test scheme is required that not only verifies the correctness of an FPGA, but also does not degrade the performance of other, running FPGA applications. In this paper, we propose a Hardwired Network on Chip (HWNoC) as the Test Access Mechanism (TAM). Our online test scheme uses a HWNoC, to perform real-time streaming of test data that is non-intrusive to other communication traffic. Additionally, our online test scheme exhibits approx. 18 and 29 times lower spatial and temporal overheads as compared to existing schemes, respectively.

AB - Modern Field Programmable Gate Arrays (FPGAs) posses small features, and have gained popularity in mission-critical systems. However, due to small FPGA features and harsh external conditions that can be faced by a mission-critical system, an FPGA chip can suffer from faults. This in turn raises the need to test an FPGA to ensure a reliable system performance. However, a mission-critical system requires that the test process should be non-intrusive, i.e., applications & FPGA regions that are not being tested remain unaffected. Hence, an online test scheme is required that not only verifies the correctness of an FPGA, but also does not degrade the performance of other, running FPGA applications. In this paper, we propose a Hardwired Network on Chip (HWNoC) as the Test Access Mechanism (TAM). Our online test scheme uses a HWNoC, to perform real-time streaming of test data that is non-intrusive to other communication traffic. Additionally, our online test scheme exhibits approx. 18 and 29 times lower spatial and temporal overheads as compared to existing schemes, respectively.

U2 - 10.1109/DSD.2011.49

DO - 10.1109/DSD.2011.49

M3 - Conference contribution

SN - 978-1-4577-1048-3

SP - 351

EP - 359

BT - Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Wahlah MA, Goossens KGW. A non-intrusive online FPGA test scheme using a hardwired network on chip. In Proceedings of the 14th Euromicro Conference on Digital System Design (DSD 2011), 31 August - 2 September 2011, Oulu, Finland. Piscataway: Institute of Electrical and Electronics Engineers. 2011. p. 351-359 https://doi.org/10.1109/DSD.2011.49