A multiStandard FFT processor for wireless system-on-chip implementations

Ramesh Chidambaram; Rene Van Leuken; Marc Quax; Ingolf Held; Jos Huisken

doi:10.1109/ISCAS.2006.1692781

A multiStandard FFT processor for wireless system-on-chip implementations

Ramesh Chidambaram, Rene Van Leuken, Marc Quax, Ingolf Held, Jos Huisken

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

7 Citations (Scopus)

Abstract

This paper presents a high performance FFT ASIP. The resulting programmable solution is scalable for the order of the FFT and capable of satisfying performance requirements of various OFDM wireless standards. The IEEE 802.15.3a Ultra Wideband OFDM - being the most time critical of these standards because of the computation of a 128-point FFT within 312.5 ns - has been the primary performance target of the scalable ASIP. The resulting ASIP adopts a vectorial Ultra-Long Instruction Word (ULIW) approach. The design decisions are evaluated with regards to processing speed, area and power dissipation.

Original language	English
Title of host publication	ISCAS 2006
Subtitle of host publication	2006 IEEE International Symposium on Circuits and Systems, Proceedings
Pages	1099-1102
Number of pages	4
DOIs	https://doi.org/10.1109/ISCAS.2006.1692781
Publication status	Published - 1 Dec 2006
Externally published	Yes
Event	2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006) - Kos International Convention Centre (KICC), Island of Kos, Greece Duration: 21 May 2006 → 24 May 2006

Conference

Conference	2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)
Abbreviated title	ISCAS 2006
Country/Territory	Greece
City	Island of Kos
Period	21/05/06 → 24/05/06

Access to Document

10.1109/ISCAS.2006.1692781

Cite this

@inproceedings{67db08bc045b44168b10f79e6c1ccf7f,

title = "A multiStandard FFT processor for wireless system-on-chip implementations",

abstract = "This paper presents a high performance FFT ASIP. The resulting programmable solution is scalable for the order of the FFT and capable of satisfying performance requirements of various OFDM wireless standards. The IEEE 802.15.3a Ultra Wideband OFDM - being the most time critical of these standards because of the computation of a 128-point FFT within 312.5 ns - has been the primary performance target of the scalable ASIP. The resulting ASIP adopts a vectorial Ultra-Long Instruction Word (ULIW) approach. The design decisions are evaluated with regards to processing speed, area and power dissipation.",

author = "Ramesh Chidambaram and {Van Leuken}, Rene and Marc Quax and Ingolf Held and Jos Huisken",

year = "2006",

month = dec,

day = "1",

doi = "10.1109/ISCAS.2006.1692781",

language = "English",

isbn = "0780393902",

pages = "1099--1102",

booktitle = "ISCAS 2006",

note = "2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006), ISCAS 2006 ; Conference date: 21-05-2006 Through 24-05-2006",

}

Chidambaram, R, Van Leuken, R, Quax, M, Held, I & Huisken, J 2006, A multiStandard FFT processor for wireless system-on-chip implementations. in ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings., 1692781, pp. 1099-1102, 2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006), Island of Kos, Greece, 21/05/06. https://doi.org/10.1109/ISCAS.2006.1692781

TY - GEN

T1 - A multiStandard FFT processor for wireless system-on-chip implementations

AU - Chidambaram, Ramesh

AU - Van Leuken, Rene

AU - Quax, Marc

AU - Held, Ingolf

AU - Huisken, Jos

PY - 2006/12/1

Y1 - 2006/12/1

N2 - This paper presents a high performance FFT ASIP. The resulting programmable solution is scalable for the order of the FFT and capable of satisfying performance requirements of various OFDM wireless standards. The IEEE 802.15.3a Ultra Wideband OFDM - being the most time critical of these standards because of the computation of a 128-point FFT within 312.5 ns - has been the primary performance target of the scalable ASIP. The resulting ASIP adopts a vectorial Ultra-Long Instruction Word (ULIW) approach. The design decisions are evaluated with regards to processing speed, area and power dissipation.

AB - This paper presents a high performance FFT ASIP. The resulting programmable solution is scalable for the order of the FFT and capable of satisfying performance requirements of various OFDM wireless standards. The IEEE 802.15.3a Ultra Wideband OFDM - being the most time critical of these standards because of the computation of a 128-point FFT within 312.5 ns - has been the primary performance target of the scalable ASIP. The resulting ASIP adopts a vectorial Ultra-Long Instruction Word (ULIW) approach. The design decisions are evaluated with regards to processing speed, area and power dissipation.

UR - http://www.scopus.com/inward/record.url?scp=34547338436&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2006.1692781

DO - 10.1109/ISCAS.2006.1692781

M3 - Conference contribution

AN - SCOPUS:34547338436

SN - 0780393902

SN - 9780780393905

SP - 1099

EP - 1102

BT - ISCAS 2006

T2 - 2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)

Y2 - 21 May 2006 through 24 May 2006

ER -

A multiStandard FFT processor for wireless system-on-chip implementations

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this