A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier

Wim van der Wel; Ronald Koster; Sander C.L. Jansen; Freek W. Ahlrichs; Peter G.M. Baltus; Gideon W. Kant

doi:10.1109/16.535347

A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier

Wim van der Wel, Ronald Koster, Sander C.L. Jansen, Freek W. Ahlrichs, Peter G.M. Baltus, Gideon W. Kant

Research output: Contribution to journal › Article › Academic › peer-review

1 Citation (Scopus)

Abstract

A BICMOS process is presented that includes an ultra-low capacitance NPN bipolar transistor (PRET) together with conventional 10 GHz single-poly NPN and MOS devices. Isolation is done using shallow (STI) and deep trenches. The mechanism of capacitance reduction by STI is discussed. The PRET concept, with a 0.2 μm-wide emitter is shown to yield record low capacitances (emitter/base: 1.5 fF, collector/base: 1 fF) combined with high-frequency capability (the cut-off frequency is 14 GHz). This concept is demonstrated in a 2 GHz low-noise amplifier. Proper functioning is obtained at a 3 times lower power consumption than previously reported in literature.

Original language	English
Article number	535347
Pages (from-to)	1539-1546
Number of pages	8
Journal	IEEE Transactions on Electron Devices
Volume	43
Issue number	9
DOIs	https://doi.org/10.1109/16.535347
Publication status	Published - 1996
Externally published	Yes

Access to Document

10.1109/16.535347

Cite this

@article{878fbd45e3c34a11a2ec79f8f491807f,

title = "A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier",

abstract = "A BICMOS process is presented that includes an ultra-low capacitance NPN bipolar transistor (PRET) together with conventional 10 GHz single-poly NPN and MOS devices. Isolation is done using shallow (STI) and deep trenches. The mechanism of capacitance reduction by STI is discussed. The PRET concept, with a 0.2 μm-wide emitter is shown to yield record low capacitances (emitter/base: 1.5 fF, collector/base: 1 fF) combined with high-frequency capability (the cut-off frequency is 14 GHz). This concept is demonstrated in a 2 GHz low-noise amplifier. Proper functioning is obtained at a 3 times lower power consumption than previously reported in literature.",

author = "{van der Wel}, Wim and Ronald Koster and Jansen, {Sander C.L.} and Ahlrichs, {Freek W.} and Baltus, {Peter G.M.} and Kant, {Gideon W.}",

year = "1996",

doi = "10.1109/16.535347",

language = "English",

volume = "43",

pages = "1539--1546",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers",

number = "9",

}

A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier. / van der Wel, Wim; Koster, Ronald; Jansen, Sander C.L.; Ahlrichs, Freek W.; Baltus, Peter G.M.; Kant, Gideon W.

In: IEEE Transactions on Electron Devices, Vol. 43, No. 9, 535347, 1996, p. 1539-1546.

Research output: Contribution to journal › Article › Academic › peer-review

TY - JOUR

T1 - A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier

AU - van der Wel, Wim

AU - Koster, Ronald

AU - Jansen, Sander C.L.

AU - Ahlrichs, Freek W.

AU - Baltus, Peter G.M.

AU - Kant, Gideon W.

PY - 1996

Y1 - 1996

N2 - A BICMOS process is presented that includes an ultra-low capacitance NPN bipolar transistor (PRET) together with conventional 10 GHz single-poly NPN and MOS devices. Isolation is done using shallow (STI) and deep trenches. The mechanism of capacitance reduction by STI is discussed. The PRET concept, with a 0.2 μm-wide emitter is shown to yield record low capacitances (emitter/base: 1.5 fF, collector/base: 1 fF) combined with high-frequency capability (the cut-off frequency is 14 GHz). This concept is demonstrated in a 2 GHz low-noise amplifier. Proper functioning is obtained at a 3 times lower power consumption than previously reported in literature.

AB - A BICMOS process is presented that includes an ultra-low capacitance NPN bipolar transistor (PRET) together with conventional 10 GHz single-poly NPN and MOS devices. Isolation is done using shallow (STI) and deep trenches. The mechanism of capacitance reduction by STI is discussed. The PRET concept, with a 0.2 μm-wide emitter is shown to yield record low capacitances (emitter/base: 1.5 fF, collector/base: 1 fF) combined with high-frequency capability (the cut-off frequency is 14 GHz). This concept is demonstrated in a 2 GHz low-noise amplifier. Proper functioning is obtained at a 3 times lower power consumption than previously reported in literature.

UR - http://www.scopus.com/inward/record.url?scp=0030243549&partnerID=8YFLogxK

U2 - 10.1109/16.535347

DO - 10.1109/16.535347

M3 - Article

AN - SCOPUS:0030243549

VL - 43

SP - 1539

EP - 1546

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 9

M1 - 535347

ER -

A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier

Abstract

Access to Document

Other files and links

Fingerprint

Cite this