Abstract
This paper describes the design and measurement results of a low-power highly-digitized receiver for GSFK-modulated input signals at 2.4 GHz. The RF front-end is based on a low-IF architecture and does not require any variable-gain or filtering blocks. The full dynamic range of the low-IF signal is converted into the digital domain by a low-power high-resolution time-continuous ΣΔ ADC. This leads to a linear receive chain without limiters. The digital block performs channel filtering and demodulation. The high degree of digitization leads to design flexibility with respect to changing standards and scalability in future CMOS generations. The receiver has been realized in a standard 0.18-μm CMOS process and measures 3.5 mm2. The only external components are an antenna filter and a crystal. The power consumption is only 32 mW, which is at least a factor of two lower than state-of-the-art CMOS receivers.
Original language | English |
---|---|
Pages | 347-350 |
Number of pages | 4 |
DOIs | |
Publication status | Published - 2004 |
Externally published | Yes |
Event | 2004 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2004) - Forth Worth, United States Duration: 6 Jun 2004 → 8 Jun 2004 |
Conference
Conference | 2004 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2004) |
---|---|
Abbreviated title | RFIC 2004 |
Country/Territory | United States |
City | Forth Worth |
Period | 6/06/04 → 8/06/04 |
Keywords
- CMOS integrated circuits
- Demodulation
- UHF receivers
- Wireless LAN