A hierarchical design automation concept for analog circuits

Gonenc Berkol, Engin Afacan, Gunhan Dundar, E.V. Fernandez

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

This paper presents a new approach to hierarchically synthesize analog circuits. In general, behavioral models are preferred at intermediate levels to reduce total synthesis time. However, there are problems associated with the usage of behavioral models such as significantly sacrificing the accuracy and costly preparation time for model generation. Therefore, a model-free approach is proposed, in which behavioral models are eliminated at higher level. Top level specifications and sub-block performances are optimized simultaneously during the synthesis process, where performance requirements of sub-blocks are arranged automatically. A third order low pass Butterworth filter is used as an example to show the effectiveness of the proposed approach.

Original languageEnglish
Title of host publication2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages133-136
Number of pages4
ISBN (Electronic)978-1-5090-6113-6
ISBN (Print)978-1-5090-6114-3
DOIs
Publication statusPublished - 2 Feb 2017
Event23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS 2016) - Monte Carlo, Monaco
Duration: 11 Dec 201614 Dec 2016
Conference number: 23

Conference

Conference23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS 2016)
Abbreviated titleICES 2016
CountryMonaco
CityMonte Carlo
Period11/12/1614/12/16

Fingerprint

Analog circuits
Automation
Butterworth filters
Low pass filters
Specifications

Cite this

Berkol, G., Afacan, E., Dundar, G., & Fernandez, E. V. (2017). A hierarchical design automation concept for analog circuits. In 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016 (pp. 133-136). [7841150] Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ICECS.2016.7841150
Berkol, Gonenc ; Afacan, Engin ; Dundar, Gunhan ; Fernandez, E.V. / A hierarchical design automation concept for analog circuits. 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016. Piscataway : Institute of Electrical and Electronics Engineers, 2017. pp. 133-136
@inproceedings{a868300187f3440a9013c965dfcecbc6,
title = "A hierarchical design automation concept for analog circuits",
abstract = "This paper presents a new approach to hierarchically synthesize analog circuits. In general, behavioral models are preferred at intermediate levels to reduce total synthesis time. However, there are problems associated with the usage of behavioral models such as significantly sacrificing the accuracy and costly preparation time for model generation. Therefore, a model-free approach is proposed, in which behavioral models are eliminated at higher level. Top level specifications and sub-block performances are optimized simultaneously during the synthesis process, where performance requirements of sub-blocks are arranged automatically. A third order low pass Butterworth filter is used as an example to show the effectiveness of the proposed approach.",
author = "Gonenc Berkol and Engin Afacan and Gunhan Dundar and E.V. Fernandez",
year = "2017",
month = "2",
day = "2",
doi = "10.1109/ICECS.2016.7841150",
language = "English",
isbn = "978-1-5090-6114-3",
pages = "133--136",
booktitle = "2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Berkol, G, Afacan, E, Dundar, G & Fernandez, EV 2017, A hierarchical design automation concept for analog circuits. in 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016., 7841150, Institute of Electrical and Electronics Engineers, Piscataway, pp. 133-136, 23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS 2016), Monte Carlo, Monaco, 11/12/16. https://doi.org/10.1109/ICECS.2016.7841150

A hierarchical design automation concept for analog circuits. / Berkol, Gonenc; Afacan, Engin; Dundar, Gunhan; Fernandez, E.V.

2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016. Piscataway : Institute of Electrical and Electronics Engineers, 2017. p. 133-136 7841150.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A hierarchical design automation concept for analog circuits

AU - Berkol, Gonenc

AU - Afacan, Engin

AU - Dundar, Gunhan

AU - Fernandez, E.V.

PY - 2017/2/2

Y1 - 2017/2/2

N2 - This paper presents a new approach to hierarchically synthesize analog circuits. In general, behavioral models are preferred at intermediate levels to reduce total synthesis time. However, there are problems associated with the usage of behavioral models such as significantly sacrificing the accuracy and costly preparation time for model generation. Therefore, a model-free approach is proposed, in which behavioral models are eliminated at higher level. Top level specifications and sub-block performances are optimized simultaneously during the synthesis process, where performance requirements of sub-blocks are arranged automatically. A third order low pass Butterworth filter is used as an example to show the effectiveness of the proposed approach.

AB - This paper presents a new approach to hierarchically synthesize analog circuits. In general, behavioral models are preferred at intermediate levels to reduce total synthesis time. However, there are problems associated with the usage of behavioral models such as significantly sacrificing the accuracy and costly preparation time for model generation. Therefore, a model-free approach is proposed, in which behavioral models are eliminated at higher level. Top level specifications and sub-block performances are optimized simultaneously during the synthesis process, where performance requirements of sub-blocks are arranged automatically. A third order low pass Butterworth filter is used as an example to show the effectiveness of the proposed approach.

UR - http://www.scopus.com/inward/record.url?scp=85015266024&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2016.7841150

DO - 10.1109/ICECS.2016.7841150

M3 - Conference contribution

AN - SCOPUS:85015266024

SN - 978-1-5090-6114-3

SP - 133

EP - 136

BT - 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Berkol G, Afacan E, Dundar G, Fernandez EV. A hierarchical design automation concept for analog circuits. In 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016. Piscataway: Institute of Electrical and Electronics Engineers. 2017. p. 133-136. 7841150 https://doi.org/10.1109/ICECS.2016.7841150