Abstract
The promise of chip-wide asynchronous operation is its potential for very low power consumption. This potential is demonstrated by an error-corrector based on digital compact cassette (DCC) specifications, dissipating 80% less than its synchronous counterpart. A reduction in power consumption means longer battery lifetime, important in portable products such as cellular radio and personal audio.
Original language | English |
---|---|
Title of host publication | Proceedings 41st IEEE International Solid State Circuits Conference (ISSCC'94, San Francisco CA, USA, February 16-18, 1994) |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 88-89 |
ISBN (Print) | 0-7803-1844-7 |
DOIs | |
Publication status | Published - 1994 |