A formal approach to the verification of networks on chip

D. Borrione, A. Helmy, L. Pierre, J. Schmaltz

    Research output: Contribution to journalArticleAcademicpeer-review

    18 Citations (Scopus)
    114 Downloads (Pure)

    Abstract

    The current technology allows the integration on a single die of complex systems-on-chip (SoCs) that are composed of manufactured blocks (IPs), interconnected through specialized networks on chip (NoCs). IPs have usually been validated by diverse techniques (simulation, test, formal verification) and the key problem remains the validation of the communication infrastructure. This paper addresses the formal verification of NoCs by means of a mechanized proof tool, the ACL2 theorem prover. A metamodel for NoCs has been developed and implemented in ACL2. This metamodel satisfies a generic correctness statement. Its verification for a particular NoC instance is reduced to discharging a set of proof obligations for each one of the NoC constituents. The methodology is demonstrated on a realistic and state-of-the-art design, the Spidergon network from STMicroelectronics.
    Original languageEnglish
    Pages (from-to)548324-
    JournalEURASIP Journal on Embedded Systems
    Volume2009
    DOIs
    Publication statusPublished - 2009

    Fingerprint Dive into the research topics of 'A formal approach to the verification of networks on chip'. Together they form a unique fingerprint.

    Cite this