A flexible heterogeneous video processor system for television applications

Egbert Jaspers; P.H.N. With, de; J.G.W.M. Janssen

doi:10.1109/30.754411

A flexible heterogeneous video processor system for television applications

Egbert Jaspers
, P.H.N. With, de
, J.G.W.M. Janssen

Research output: Contribution to journal › Article › Academic › peer-review

9 Citations (Scopus)

368 Downloads (Pure)

Abstract

A new video processing architecture for high-end TV applications is presented, featuring a flexible heterogeneous multi-processor architecture, executing video tasks in parallel and independently. The signal flow graph and the processors are programmable, enabling an optimal picture quality for different TV display modes. The concept is verified by an experimental chip design. The architecture allows several video streams to be processed and displayed in parallel and in a programmable way, with an individual signal quality

Original language	English
Pages (from-to)	1-12
Number of pages	12
Journal	IEEE Transactions on Consumer Electronics
Volume	45
Issue number	1
DOIs	https://doi.org/10.1109/30.754411
Publication status	Published - 1999

Access to Document

10.1109/30.754411

Metis178607Final published version, 1.25 MB

Cite this

@article{30a897b87a5d4b46b506d14adfeded37,

title = "A flexible heterogeneous video processor system for television applications",

abstract = "A new video processing architecture for high-end TV applications is presented, featuring a flexible heterogeneous multi-processor architecture, executing video tasks in parallel and independently. The signal flow graph and the processors are programmable, enabling an optimal picture quality for different TV display modes. The concept is verified by an experimental chip design. The architecture allows several video streams to be processed and displayed in parallel and in a programmable way, with an individual signal quality",

author = "Egbert Jaspers and \{With, de\}, P.H.N. and J.G.W.M. Janssen",

year = "1999",

doi = "10.1109/30.754411",

language = "English",

volume = "45",

pages = "1--12",

journal = "IEEE Transactions on Consumer Electronics",

issn = "0098-3063",

publisher = "Institute of Electrical and Electronics Engineers",

number = "1",

}

TY - JOUR

T1 - A flexible heterogeneous video processor system for television applications

AU - Jaspers, Egbert

AU - With, de, P.H.N.

AU - Janssen, J.G.W.M.

PY - 1999

Y1 - 1999

N2 - A new video processing architecture for high-end TV applications is presented, featuring a flexible heterogeneous multi-processor architecture, executing video tasks in parallel and independently. The signal flow graph and the processors are programmable, enabling an optimal picture quality for different TV display modes. The concept is verified by an experimental chip design. The architecture allows several video streams to be processed and displayed in parallel and in a programmable way, with an individual signal quality

AB - A new video processing architecture for high-end TV applications is presented, featuring a flexible heterogeneous multi-processor architecture, executing video tasks in parallel and independently. The signal flow graph and the processors are programmable, enabling an optimal picture quality for different TV display modes. The concept is verified by an experimental chip design. The architecture allows several video streams to be processed and displayed in parallel and in a programmable way, with an individual signal quality

U2 - 10.1109/30.754411

DO - 10.1109/30.754411

M3 - Article

SN - 0098-3063

VL - 45

SP - 1

EP - 12

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

IS - 1

ER -

A flexible heterogeneous video processor system for television applications

Abstract

Access to Document

Fingerprint

Cite this