A digital implementation of a frequency steered phase locked loop

M.T. Hill, A. Cantoni

Research output: Contribution to journalArticleAcademicpeer-review

10 Citations (Scopus)
96 Downloads (Pure)

Abstract

A digital implementation of a new technique that delivers an extremely accurate and stable phase locked loop system (PLL) is presented. The new technique uses competing phase and frequency loops to incorporate an accurate local reference frequency into the phase locked loop structure. Disturbances on the phase loop caused by the digital frequency loop are identified and a method to mitigate the disturbances is developed. The implementation is primarily designed for high-speed clock and data recovery and experimental results from a clock recovery system for nonreturn to zero data streams at 155.52 MHz are presented
Original languageEnglish
Pages (from-to)818-824
Number of pages7
JournalIEEE Transactions on Circuits and Systems. I, Fundamental Theory and Applications
Volume47
Issue number6
DOIs
Publication statusPublished - 2000

Fingerprint Dive into the research topics of 'A digital implementation of a frequency steered phase locked loop'. Together they form a unique fingerprint.

Cite this