A design of 2.4GHz rectifier in 65nm CMOS with 31% efficiency

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

12 Citations (Scopus)
6 Downloads (Pure)

Abstract

This paper presents the analysis, the efficiency optimization and the design strategy of a Dickson type rectifier using 65nm CMOS technology. The rectifier is used as an on-chip wireless power receiver for wireless power transfer applications. The modeling of this rectifier takes the threshold voltage variation, bulk modulation, and the major parasitic capacitors into account. A mathematical model of the rectifier allows finding the relationship between its performance and the design parameters. Based on parameter discussion and performance analysis, a design procedure is presented to get higher conversion efficiency.
Original languageEnglish
Title of host publicationProceedings of the 2013 IEEE 20th Symposium on Communications and Vehicular Technology in the Benelux (SCVT), 21 November 2013, Namur, Belgium
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages1-4
ISBN (Print)978-1-4799-3206-1
DOIs
Publication statusPublished - 2013

Fingerprint

Dive into the research topics of 'A design of 2.4GHz rectifier in 65nm CMOS with 31% efficiency'. Together they form a unique fingerprint.

Cite this