A CMOS Current Sensing Interface with Sub-pA DC Uncertainty

  • Lin He
  • , Hengzhuang Shi
  • , Junhui Zhang
  • , Mingxiang Wei
  • , Ping Wang
  • , Shunming li
  • , Hao Gao
  • , Zhikuang Cai (Corresponding author)

Research output: Contribution to journalArticleAcademicpeer-review

161 Downloads (Pure)

Abstract

This paper presents a CMOS current sensing interface with a dedicated analysis on dc uncertainty, especially the relationship among averaging, standard deviation and Allan variance. The dependence of the Allan variance on various noise sources is analyzed. The noise leakage mechanisms due to circuit nonidealities that lead to dc uncertainty are presented. A general design strategy toward a low dc uncertainty is drawn in this work. An auto-zeroing (AZ) capacitive transimpedance amplifier (CTIA) is reported for near-zero signal loss and near-perfect noise cancelation to achieve a low dc uncertainty. A prototype design implemented on 180nm CMOS process is presented and the measurement result shows a 73fA dc uncertainty.
Original languageEnglish
Article number9976050
Pages (from-to)508-512
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume71
Issue number2
Early online date8 Dec 2022
DOIs
Publication statusPublished - Feb 2024

Funding

This work was supported by the National Key Research and Development Program of China under Grant 2018YFB2003300 and Grant 2018YFB2202005.

FundersFunder number
National Key Research and Development Program of China2018YFB2003300, 2018YFB2202005

    Keywords

    • Sensors
    • Uncertainty
    • White noise
    • Switches
    • Extraterrestrial measurements
    • Standards
    • Measurement uncertainty
    • Allan variance
    • current sensing interface
    • transimpendance amplifier
    • low noise

    Fingerprint

    Dive into the research topics of 'A CMOS Current Sensing Interface with Sub-pA DC Uncertainty'. Together they form a unique fingerprint.

    Cite this