A broadband receive chain in 65nm CMOS

S. Lee, J. Bergervoet, K.S. Harish, D. Leenaerts, R. Roovers, R. van de Beek, G. van der Weide

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

43 Citations (Scopus)

Abstract

A fully integrated 65nm CMOS broadband RX front-end using a double-loop transformer-feedback LNA is presented. The frequency band from 2 to 8GHz is covered while the NF remains between 4.5 and 5.5dB and IIP3 is -7dBm. The active die area is 0.09mm2 and the circuit consumes 51 mW from a 1.2V supply.

Original languageEnglish
Title of host publication2007 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers
Pages418-419 +612
Number of pages3
ISBN (Print)1-4244-0852-0
DOIs
Publication statusPublished - 2007
Externally publishedYes
Event54th IEEE International Solid-State Circuits Conference, ISSCC 2007 - San Francisco, United States
Duration: 11 Feb 200715 Feb 2007
Conference number: 54

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN (Print)0193-6530

Conference

Conference54th IEEE International Solid-State Circuits Conference, ISSCC 2007
Abbreviated titleISSCC 2007
Country/TerritoryUnited States
CitySan Francisco
Period11/02/0715/02/07
Other“The 4 Dimensions of IC Innovation”

Fingerprint

Dive into the research topics of 'A broadband receive chain in 65nm CMOS'. Together they form a unique fingerprint.

Cite this