A 8mW-RX/113mW-TX, Sub-GHz SoC with time-dithered PA ramping for LPWAN applications

Hasan Gul, Jac Romme, Paul Mateman, Johan Dijkhuis, Xiongchuan Huang, Cui Zhou, Benjamin Busze, Gert Jan van Schaik, Elbert Bechthum, Ming Ding, Arjan Breeschoten, Yao-Hong Liu, Christian Bachmann, Guido Dolmans, Kathleen Philips

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

2 Citations (Scopus)


This work presents a fully-integrated sub-GHz radio System on Chip (SoC) for Low-Power Wide-Area Networks (LPWAN) and Internet of Things (IoT) applications. The receiver (RX) achieves 77dB blocker rejection and -106dBm sensitivity at 50kbps. The transmitter (TX) features a Switched-Capacitor Power Amplifier (SCPA) that delivers 13.5dBm output power. To fulfil stringent Japanese emission regulation, a novel digitally time-dithered SCPA ramping technique is proposed. The presented RX and TX consume 8mW and 113mW, respectively, from a supply as low as 1.2V.

Original languageEnglish
Title of host publicationESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Number of pages4
ISBN (Electronic)9781509050253
Publication statusPublished - 2 Nov 2017
Event43rd European Solid State Circuits Conference (ESSCIRC 2017) - Leuven, Belgium
Duration: 11 Sept 201714 Sept 2017
Conference number: 43


Conference43rd European Solid State Circuits Conference (ESSCIRC 2017)
Abbreviated titleESSCIRC 2017
Other47th European Solid-State Device Research Conference (ESSDERC 2017) & 43rd European Solid-State Circuits Conference (ESSCIRC 2017), 11-14 September 2017, Leuven, Belgium
Internet address


  • Internet of things
  • Radio transceivers
  • Sub-GHz
  • System on chip
  • Ultra-low power
  • ZigBee


Dive into the research topics of 'A 8mW-RX/113mW-TX, Sub-GHz SoC with time-dithered PA ramping for LPWAN applications'. Together they form a unique fingerprint.

Cite this