A 71 GHz 3-Stage Rectifier with 8% Efficiency

Hao Gao; Peter Baltus

doi:10.1109/IEEE-IWS.2019.8804129

A 71 GHz 3-Stage Rectifier with 8% Efficiency

Hao Gao, Peter Baltus

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

1 Citation (Scopus)

2 Downloads (Pure)

Abstract

This paper presents a 71 GHz fully on-chip 3-stage inductor-peaked rectifier in 65-nm CMOS technology. The multistage rectifier is the bottleneck in realizing on-chip wireless power receivers. In this paper, sensitivity and efficiency problems of the mm-wave rectifier are discussed and a 3-stage inductor-peaked rectifier structure is proposed and realized. By cascading inductor-peaked rectifiers with optimized layout, the measured rectifier provide 1 V output voltage with 5 dBm input power at 71 GHz, it also reaches 8% efficiency with 720 μA current load. Compared to previous work of 45 GHz rectifier with 1.2% efficiency [1] and 62 GHz with 7% efficiency [2], this work provides higher efficiency and higher output voltage for mm-wave wireless power receivers.

Original language	English
Title of host publication	2019 IEEE MTT-S International Wireless Symposium, IWS 2019 - Proceedings
Place of Publication	Piscataway
Publisher	Institute of Electrical and Electronics Engineers
Number of pages	3
ISBN (Electronic)	9781728107165
DOIs	https://doi.org/10.1109/IEEE-IWS.2019.8804129
Publication status	Published - 1 May 2019
Event	2019 IEEE MTT-S International Wireless Symposium, IWS 2019 - Guangzhou, China Duration: 19 May 2019 → 22 May 2019 https://10times.com/ieee-iws

Conference

Conference	2019 IEEE MTT-S International Wireless Symposium, IWS 2019
Abbreviated title	IEEE IWS 2019
Country/Territory	China
City	Guangzhou
Period	19/05/19 → 22/05/19
Internet address	https://10times.com/ieee-iws

Access to Document

10.1109/IEEE-IWS.2019.8804129

Cite this

@inproceedings{b0130c8ebe4c4e56b7784c3f9b149c53,

title = "A 71 GHz 3-Stage Rectifier with 8% Efficiency",

abstract = "This paper presents a 71 GHz fully on-chip 3-stage inductor-peaked rectifier in 65-nm CMOS technology. The multistage rectifier is the bottleneck in realizing on-chip wireless power receivers. In this paper, sensitivity and efficiency problems of the mm-wave rectifier are discussed and a 3-stage inductor-peaked rectifier structure is proposed and realized. By cascading inductor-peaked rectifiers with optimized layout, the measured rectifier provide 1 V output voltage with 5 dBm input power at 71 GHz, it also reaches 8% efficiency with 720 μA current load. Compared to previous work of 45 GHz rectifier with 1.2% efficiency [1] and 62 GHz with 7% efficiency [2], this work provides higher efficiency and higher output voltage for mm-wave wireless power receivers.",

author = "Hao Gao and Peter Baltus",

year = "2019",

month = may,

day = "1",

doi = "10.1109/IEEE-IWS.2019.8804129",

language = "English",

booktitle = "2019 IEEE MTT-S International Wireless Symposium, IWS 2019 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2019 IEEE MTT-S International Wireless Symposium, IWS 2019, IEEE IWS 2019 ; Conference date: 19-05-2019 Through 22-05-2019",

url = "https://10times.com/ieee-iws",

}

TY - GEN

T1 - A 71 GHz 3-Stage Rectifier with 8% Efficiency

AU - Gao, Hao

AU - Baltus, Peter

PY - 2019/5/1

Y1 - 2019/5/1

N2 - This paper presents a 71 GHz fully on-chip 3-stage inductor-peaked rectifier in 65-nm CMOS technology. The multistage rectifier is the bottleneck in realizing on-chip wireless power receivers. In this paper, sensitivity and efficiency problems of the mm-wave rectifier are discussed and a 3-stage inductor-peaked rectifier structure is proposed and realized. By cascading inductor-peaked rectifiers with optimized layout, the measured rectifier provide 1 V output voltage with 5 dBm input power at 71 GHz, it also reaches 8% efficiency with 720 μA current load. Compared to previous work of 45 GHz rectifier with 1.2% efficiency [1] and 62 GHz with 7% efficiency [2], this work provides higher efficiency and higher output voltage for mm-wave wireless power receivers.

AB - This paper presents a 71 GHz fully on-chip 3-stage inductor-peaked rectifier in 65-nm CMOS technology. The multistage rectifier is the bottleneck in realizing on-chip wireless power receivers. In this paper, sensitivity and efficiency problems of the mm-wave rectifier are discussed and a 3-stage inductor-peaked rectifier structure is proposed and realized. By cascading inductor-peaked rectifiers with optimized layout, the measured rectifier provide 1 V output voltage with 5 dBm input power at 71 GHz, it also reaches 8% efficiency with 720 μA current load. Compared to previous work of 45 GHz rectifier with 1.2% efficiency [1] and 62 GHz with 7% efficiency [2], this work provides higher efficiency and higher output voltage for mm-wave wireless power receivers.

UR - http://www.scopus.com/inward/record.url?scp=85071727184&partnerID=8YFLogxK

U2 - 10.1109/IEEE-IWS.2019.8804129

DO - 10.1109/IEEE-IWS.2019.8804129

M3 - Conference contribution

AN - SCOPUS:85071727184

BT - 2019 IEEE MTT-S International Wireless Symposium, IWS 2019 - Proceedings

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 2019 IEEE MTT-S International Wireless Symposium, IWS 2019

Y2 - 19 May 2019 through 22 May 2019

ER -

A 71 GHz 3-Stage Rectifier with 8% Efficiency

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this