A 7.1-fJ/conversion-step 88-dB SFDR SAR ADC with energy-free "swap to reset"

Research output: Contribution to journalArticleAcademicpeer-review

5 Citations (Scopus)
2 Downloads (Pure)

Abstract

The digital-to-analog converter (DAC) in SAR anolog-to-digital converters (ADCs) is often dominant for both power consumption and linearity. Dedicated switching schemes can save power, but mostly focus on conversion energy, whereas the DAC reset can consume significant energy as well. This paper presents an energy-free DAC reset scheme, 'swap to reset,' for charge-redistribution SAR ADCs. It is widely applicable to existing low-power switching schemes. Additionally, to limit complexity while maintaining most of the energy savings, it can be utilized for the MSBs of the DAC only while the LSBs use conventional reset. To demonstrate the scheme, it is applied to the 2 MSBs of a 12-b SAR ADC using a split-monotonic DAC in 65-nm CMOS, resulting in an energy saving of 33% for the DAC or 18% for the whole ADC. Besides the 'swap to reset,' a rotation is also applied to the 2 MSBs, hence enhancing the linearity to 88-dB spurious free dynamic range. The SAR ADC operates at 0.8-V power supply and 40 kS/s, achieving an signal to noise and distortion ratio of 64.2 dB and a Figure of Merit of 7.1-fJ/conversion step.

Original languageEnglish
Article number8038759
Pages (from-to)2979-2990
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume52
Issue number11
DOIs
Publication statusPublished - 1 Nov 2017

Fingerprint

Digital to analog conversion
Free energy
Energy conservation
Energy conversion
Electric power utilization

Keywords

  • CMOS
  • energy efficiency
  • high linearity
  • reset energy
  • rotation
  • SAR anolog-to-digital converter (ADC)
  • swap to reset

Cite this

@article{be5e3975650847dfa95281563fb9d89b,
title = "A 7.1-fJ/conversion-step 88-dB SFDR SAR ADC with energy-free {"}swap to reset{"}",
abstract = "The digital-to-analog converter (DAC) in SAR anolog-to-digital converters (ADCs) is often dominant for both power consumption and linearity. Dedicated switching schemes can save power, but mostly focus on conversion energy, whereas the DAC reset can consume significant energy as well. This paper presents an energy-free DAC reset scheme, 'swap to reset,' for charge-redistribution SAR ADCs. It is widely applicable to existing low-power switching schemes. Additionally, to limit complexity while maintaining most of the energy savings, it can be utilized for the MSBs of the DAC only while the LSBs use conventional reset. To demonstrate the scheme, it is applied to the 2 MSBs of a 12-b SAR ADC using a split-monotonic DAC in 65-nm CMOS, resulting in an energy saving of 33{\%} for the DAC or 18{\%} for the whole ADC. Besides the 'swap to reset,' a rotation is also applied to the 2 MSBs, hence enhancing the linearity to 88-dB spurious free dynamic range. The SAR ADC operates at 0.8-V power supply and 40 kS/s, achieving an signal to noise and distortion ratio of 64.2 dB and a Figure of Merit of 7.1-fJ/conversion step.",
keywords = "CMOS, energy efficiency, high linearity, reset energy, rotation, SAR anolog-to-digital converter (ADC), swap to reset",
author = "M. Liu and {van Roermund}, A.H.M. and P. Harpe",
year = "2017",
month = "11",
day = "1",
doi = "10.1109/JSSC.2017.2742532",
language = "English",
volume = "52",
pages = "2979--2990",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers",
number = "11",

}

A 7.1-fJ/conversion-step 88-dB SFDR SAR ADC with energy-free "swap to reset". / Liu, M.; van Roermund, A.H.M.; Harpe, P.

In: IEEE Journal of Solid-State Circuits, Vol. 52, No. 11, 8038759, 01.11.2017, p. 2979-2990.

Research output: Contribution to journalArticleAcademicpeer-review

TY - JOUR

T1 - A 7.1-fJ/conversion-step 88-dB SFDR SAR ADC with energy-free "swap to reset"

AU - Liu, M.

AU - van Roermund, A.H.M.

AU - Harpe, P.

PY - 2017/11/1

Y1 - 2017/11/1

N2 - The digital-to-analog converter (DAC) in SAR anolog-to-digital converters (ADCs) is often dominant for both power consumption and linearity. Dedicated switching schemes can save power, but mostly focus on conversion energy, whereas the DAC reset can consume significant energy as well. This paper presents an energy-free DAC reset scheme, 'swap to reset,' for charge-redistribution SAR ADCs. It is widely applicable to existing low-power switching schemes. Additionally, to limit complexity while maintaining most of the energy savings, it can be utilized for the MSBs of the DAC only while the LSBs use conventional reset. To demonstrate the scheme, it is applied to the 2 MSBs of a 12-b SAR ADC using a split-monotonic DAC in 65-nm CMOS, resulting in an energy saving of 33% for the DAC or 18% for the whole ADC. Besides the 'swap to reset,' a rotation is also applied to the 2 MSBs, hence enhancing the linearity to 88-dB spurious free dynamic range. The SAR ADC operates at 0.8-V power supply and 40 kS/s, achieving an signal to noise and distortion ratio of 64.2 dB and a Figure of Merit of 7.1-fJ/conversion step.

AB - The digital-to-analog converter (DAC) in SAR anolog-to-digital converters (ADCs) is often dominant for both power consumption and linearity. Dedicated switching schemes can save power, but mostly focus on conversion energy, whereas the DAC reset can consume significant energy as well. This paper presents an energy-free DAC reset scheme, 'swap to reset,' for charge-redistribution SAR ADCs. It is widely applicable to existing low-power switching schemes. Additionally, to limit complexity while maintaining most of the energy savings, it can be utilized for the MSBs of the DAC only while the LSBs use conventional reset. To demonstrate the scheme, it is applied to the 2 MSBs of a 12-b SAR ADC using a split-monotonic DAC in 65-nm CMOS, resulting in an energy saving of 33% for the DAC or 18% for the whole ADC. Besides the 'swap to reset,' a rotation is also applied to the 2 MSBs, hence enhancing the linearity to 88-dB spurious free dynamic range. The SAR ADC operates at 0.8-V power supply and 40 kS/s, achieving an signal to noise and distortion ratio of 64.2 dB and a Figure of Merit of 7.1-fJ/conversion step.

KW - CMOS

KW - energy efficiency

KW - high linearity

KW - reset energy

KW - rotation

KW - SAR anolog-to-digital converter (ADC)

KW - swap to reset

UR - http://www.scopus.com/inward/record.url?scp=85030776874&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2017.2742532

DO - 10.1109/JSSC.2017.2742532

M3 - Article

AN - SCOPUS:85030776874

VL - 52

SP - 2979

EP - 2990

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

M1 - 8038759

ER -