A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step

P.J.A. Harpe, Y. Zhang, G. Dolmans, K.J.P. Philips, H.W.H. Groot, de

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

70 Citations (Scopus)
4 Downloads (Pure)

Abstract

Applications like wireless sensor nodes require ultra-low-power ADCs. However, each application has different requirements for accuracy and bandwidth. Recent power-efficient ADCs for sensor applications are mostly designed for a fixed accuracy and a limited range of sample rates. An efficiently scalable sample rate (10kS/s to 10MS/s) has been demonstrated before, but without scalability of resolution. In, an ADC with both flexible resolution and sample rate is reported; however, its power efficiency is not as good as the point-solutions in. This paper describes a SAR ADC that achieves both good power efficiency (6.5-to-16fJ/conversion-step) and a wide range of flexibility (7-to-10b resolution, sample rates up to 4MS/s) to cover a large variety of applications, thereby reducing cost, design-time and overall complexity. To optimize the power efficiency for each resolution, both the DAC and comparator are reconfigurable. A 2-step conversion scheme is proposed for 9 and 10b settings to further reduce the power consumption. Finally, the use of an asynchronous architecture and dynamic circuitry ensures that the power consumption scales inherently proportional to the sample rate.
Original languageEnglish
Title of host publicationProceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages472-474
ISBN (Print)978-1-4673-0376-7
DOIs
Publication statusPublished - 2012

Fingerprint

Electric power utilization
Sensor nodes
Scalability
Bandwidth
Sensors
Costs

Cite this

Harpe, P. J. A., Zhang, Y., Dolmans, G., Philips, K. J. P., & Groot, de, H. W. H. (2012). A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California (pp. 472-474). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISSCC.2012.6177096
Harpe, P.J.A. ; Zhang, Y. ; Dolmans, G. ; Philips, K.J.P. ; Groot, de, H.W.H. / A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step. Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California. Piscataway : Institute of Electrical and Electronics Engineers, 2012. pp. 472-474
@inproceedings{f6c3b8e1f4b74826be88b01cdcbcc7c2,
title = "A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step",
abstract = "Applications like wireless sensor nodes require ultra-low-power ADCs. However, each application has different requirements for accuracy and bandwidth. Recent power-efficient ADCs for sensor applications are mostly designed for a fixed accuracy and a limited range of sample rates. An efficiently scalable sample rate (10kS/s to 10MS/s) has been demonstrated before, but without scalability of resolution. In, an ADC with both flexible resolution and sample rate is reported; however, its power efficiency is not as good as the point-solutions in. This paper describes a SAR ADC that achieves both good power efficiency (6.5-to-16fJ/conversion-step) and a wide range of flexibility (7-to-10b resolution, sample rates up to 4MS/s) to cover a large variety of applications, thereby reducing cost, design-time and overall complexity. To optimize the power efficiency for each resolution, both the DAC and comparator are reconfigurable. A 2-step conversion scheme is proposed for 9 and 10b settings to further reduce the power consumption. Finally, the use of an asynchronous architecture and dynamic circuitry ensures that the power consumption scales inherently proportional to the sample rate.",
author = "P.J.A. Harpe and Y. Zhang and G. Dolmans and K.J.P. Philips and {Groot, de}, H.W.H.",
year = "2012",
doi = "10.1109/ISSCC.2012.6177096",
language = "English",
isbn = "978-1-4673-0376-7",
pages = "472--474",
booktitle = "Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Harpe, PJA, Zhang, Y, Dolmans, G, Philips, KJP & Groot, de, HWH 2012, A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step. in Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California. Institute of Electrical and Electronics Engineers, Piscataway, pp. 472-474. https://doi.org/10.1109/ISSCC.2012.6177096

A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step. / Harpe, P.J.A.; Zhang, Y.; Dolmans, G.; Philips, K.J.P.; Groot, de, H.W.H.

Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California. Piscataway : Institute of Electrical and Electronics Engineers, 2012. p. 472-474.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step

AU - Harpe, P.J.A.

AU - Zhang, Y.

AU - Dolmans, G.

AU - Philips, K.J.P.

AU - Groot, de, H.W.H.

PY - 2012

Y1 - 2012

N2 - Applications like wireless sensor nodes require ultra-low-power ADCs. However, each application has different requirements for accuracy and bandwidth. Recent power-efficient ADCs for sensor applications are mostly designed for a fixed accuracy and a limited range of sample rates. An efficiently scalable sample rate (10kS/s to 10MS/s) has been demonstrated before, but without scalability of resolution. In, an ADC with both flexible resolution and sample rate is reported; however, its power efficiency is not as good as the point-solutions in. This paper describes a SAR ADC that achieves both good power efficiency (6.5-to-16fJ/conversion-step) and a wide range of flexibility (7-to-10b resolution, sample rates up to 4MS/s) to cover a large variety of applications, thereby reducing cost, design-time and overall complexity. To optimize the power efficiency for each resolution, both the DAC and comparator are reconfigurable. A 2-step conversion scheme is proposed for 9 and 10b settings to further reduce the power consumption. Finally, the use of an asynchronous architecture and dynamic circuitry ensures that the power consumption scales inherently proportional to the sample rate.

AB - Applications like wireless sensor nodes require ultra-low-power ADCs. However, each application has different requirements for accuracy and bandwidth. Recent power-efficient ADCs for sensor applications are mostly designed for a fixed accuracy and a limited range of sample rates. An efficiently scalable sample rate (10kS/s to 10MS/s) has been demonstrated before, but without scalability of resolution. In, an ADC with both flexible resolution and sample rate is reported; however, its power efficiency is not as good as the point-solutions in. This paper describes a SAR ADC that achieves both good power efficiency (6.5-to-16fJ/conversion-step) and a wide range of flexibility (7-to-10b resolution, sample rates up to 4MS/s) to cover a large variety of applications, thereby reducing cost, design-time and overall complexity. To optimize the power efficiency for each resolution, both the DAC and comparator are reconfigurable. A 2-step conversion scheme is proposed for 9 and 10b settings to further reduce the power consumption. Finally, the use of an asynchronous architecture and dynamic circuitry ensures that the power consumption scales inherently proportional to the sample rate.

U2 - 10.1109/ISSCC.2012.6177096

DO - 10.1109/ISSCC.2012.6177096

M3 - Conference contribution

SN - 978-1-4673-0376-7

SP - 472

EP - 474

BT - Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Harpe PJA, Zhang Y, Dolmans G, Philips KJP, Groot, de HWH. A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-16fJ/conversion-step. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 19-23 February 2012, San Francisco, California. Piscataway: Institute of Electrical and Electronics Engineers. 2012. p. 472-474 https://doi.org/10.1109/ISSCC.2012.6177096