A 62dB SFDR, 500MSPS, 15mW open-loop track-and-hold circuit

P.J.A. Harpe, A. Zanikopoulos, J.A. Hegt, A.H.M. Roermund, van

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

11 Citations (Scopus)


In this work, the design of an open-loop front-end track & hold (T&H) circuit is considered. Advantages of the presented circuit include low power-consumption, high-speed operation, simple reliable design, and ability to operate at low power-supplies. The major problem of open-loop circuits is their relatively poor linearity. In the presented design, high linearity is achieved by applying three linearization techniques: clock boosting (Abo and Gray, 1999), resistive source degeneration (Razavi, 2001), (Ouzounov et al., 2005) and cross-coupling (Ouzounov et al., 2005), (Voorman and Veenstra, 2000). As a result, a linearity corresponding to 10-bit accuracy is achieved. The final design in a 0.18mum CMOS process achieves an SFDR of 62 dB using a sample frequency of 500 MHz while consuming 15mW at a 1.8V power supply
Original languageEnglish
Title of host publicationProceedings of the 24th IEEE Norchip 2006 Conference
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Number of pages4
ISBN (Print)1-4244-0772-9
Publication statusPublished - 2006
EventIEEE Norchip 2006 - Linkoping, Sweden
Duration: 20 Nov 200621 Nov 2006


ConferenceIEEE Norchip 2006


Dive into the research topics of 'A 62dB SFDR, 500MSPS, 15mW open-loop track-and-hold circuit'. Together they form a unique fingerprint.

Cite this