A 60GHz Zero-IF Mixer in 65-nm CMOS Process

P. Sakian Dezfuli, M. Lont, R. Mahmoudi, Paul van Zeijl, A.H.M. Roermund, van

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

—A double-balanced 60 GHz zero-IF mixer in 65-nm CMOS technology with a measured power conversion gain of 4 dB is presented. The IF 3 dB bandwidth of the mixer is 1.3 GHz.Measured IIP2 and IIP3 are 16.6 and -6 dBm respectively. The mixer and its buffers draw 5 mA from a 1.2 V supply.
Original languageEnglish
Title of host publicationProceedings of ProRISC 2009, 20th Annual Workshop on Circuits Systems and Signal Processing, November 26-27, 2009, Veldhoven, The Netherlands
Place of PublicationUtrecht
PublisherSTW Technology Foundation
Pages275-278
ISBN (Print)978-90-73461-62-8
Publication statusPublished - 2009

Fingerprint Dive into the research topics of 'A 60GHz Zero-IF Mixer in 65-nm CMOS Process'. Together they form a unique fingerprint.

Cite this