A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio

M. Ding, P.J.A. Harpe, J.A. Hegt, K.J.P. Philips, H.W.H. Groot, de, A.H.M. Roermund, van

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

4 Citations (Scopus)

Abstract

A 5bit 1GS/s 0.05mm2 4× time-interleaved asynchronous digital slope ADC in 90nm CMOS for IR UWB radio is presented. New delay cells are introduced to double the speed over prior art, yielding the 250MS/s single-channel slope converter. A self-disabled comparator eliminates static leakage and consumes only 0.25pJ/conversion. A single calibration circuit corrects both offset errors and mismatches in the new delay cells, achieving an ENOB of 4.85bit with 1.5GHz ERBW. This ADC consumes 2.7mW at a 1V supply, enabling a FoM of 93fJ/conversion-step. At 0.8V, it can work at 0.5GS/s. Even compared to the state-of-the-art of well-established architectures, it achieves similar power-efficiency.
Original languageEnglish
Title of host publicationProceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages487-490
DOIs
Publication statusPublished - 2012
Event2012 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2012) - Montréal, Canada
Duration: 17 Jun 201219 Jun 2012

Conference

Conference2012 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2012)
Abbreviated titleRFIC 2012
CountryCanada
CityMontréal
Period17/06/1219/06/12

Fingerprint

Ultra-wideband (UWB)
Calibration
Networks (circuits)

Cite this

Ding, M., Harpe, P. J. A., Hegt, J. A., Philips, K. J. P., Groot, de, H. W. H., & Roermund, van, A. H. M. (2012). A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio. In Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada (pp. 487-490). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/RFIC.2012.6242328
Ding, M. ; Harpe, P.J.A. ; Hegt, J.A. ; Philips, K.J.P. ; Groot, de, H.W.H. ; Roermund, van, A.H.M. / A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio. Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada. Piscataway : Institute of Electrical and Electronics Engineers, 2012. pp. 487-490
@inproceedings{094be9c8bbe049d9a873b2a0a79872e7,
title = "A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio",
abstract = "A 5bit 1GS/s 0.05mm2 4× time-interleaved asynchronous digital slope ADC in 90nm CMOS for IR UWB radio is presented. New delay cells are introduced to double the speed over prior art, yielding the 250MS/s single-channel slope converter. A self-disabled comparator eliminates static leakage and consumes only 0.25pJ/conversion. A single calibration circuit corrects both offset errors and mismatches in the new delay cells, achieving an ENOB of 4.85bit with 1.5GHz ERBW. This ADC consumes 2.7mW at a 1V supply, enabling a FoM of 93fJ/conversion-step. At 0.8V, it can work at 0.5GS/s. Even compared to the state-of-the-art of well-established architectures, it achieves similar power-efficiency.",
author = "M. Ding and P.J.A. Harpe and J.A. Hegt and K.J.P. Philips and {Groot, de}, H.W.H. and {Roermund, van}, A.H.M.",
year = "2012",
doi = "10.1109/RFIC.2012.6242328",
language = "English",
pages = "487--490",
booktitle = "Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Ding, M, Harpe, PJA, Hegt, JA, Philips, KJP, Groot, de, HWH & Roermund, van, AHM 2012, A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio. in Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada. Institute of Electrical and Electronics Engineers, Piscataway, pp. 487-490, 2012 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2012), Montréal, Canada, 17/06/12. https://doi.org/10.1109/RFIC.2012.6242328

A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio. / Ding, M.; Harpe, P.J.A.; Hegt, J.A.; Philips, K.J.P.; Groot, de, H.W.H.; Roermund, van, A.H.M.

Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada. Piscataway : Institute of Electrical and Electronics Engineers, 2012. p. 487-490.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio

AU - Ding, M.

AU - Harpe, P.J.A.

AU - Hegt, J.A.

AU - Philips, K.J.P.

AU - Groot, de, H.W.H.

AU - Roermund, van, A.H.M.

PY - 2012

Y1 - 2012

N2 - A 5bit 1GS/s 0.05mm2 4× time-interleaved asynchronous digital slope ADC in 90nm CMOS for IR UWB radio is presented. New delay cells are introduced to double the speed over prior art, yielding the 250MS/s single-channel slope converter. A self-disabled comparator eliminates static leakage and consumes only 0.25pJ/conversion. A single calibration circuit corrects both offset errors and mismatches in the new delay cells, achieving an ENOB of 4.85bit with 1.5GHz ERBW. This ADC consumes 2.7mW at a 1V supply, enabling a FoM of 93fJ/conversion-step. At 0.8V, it can work at 0.5GS/s. Even compared to the state-of-the-art of well-established architectures, it achieves similar power-efficiency.

AB - A 5bit 1GS/s 0.05mm2 4× time-interleaved asynchronous digital slope ADC in 90nm CMOS for IR UWB radio is presented. New delay cells are introduced to double the speed over prior art, yielding the 250MS/s single-channel slope converter. A self-disabled comparator eliminates static leakage and consumes only 0.25pJ/conversion. A single calibration circuit corrects both offset errors and mismatches in the new delay cells, achieving an ENOB of 4.85bit with 1.5GHz ERBW. This ADC consumes 2.7mW at a 1V supply, enabling a FoM of 93fJ/conversion-step. At 0.8V, it can work at 0.5GS/s. Even compared to the state-of-the-art of well-established architectures, it achieves similar power-efficiency.

U2 - 10.1109/RFIC.2012.6242328

DO - 10.1109/RFIC.2012.6242328

M3 - Conference contribution

SP - 487

EP - 490

BT - Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Ding M, Harpe PJA, Hegt JA, Philips KJP, Groot, de HWH, Roermund, van AHM. A 5bit 1GS/s 2.7mW 0.05mm^2 asynchronous digital slope ADC in 90nm CMOS for IR UWB radio. In Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC), 17 - 19 June 2012, Montreal, Canada. Piscataway: Institute of Electrical and Electronics Engineers. 2012. p. 487-490 https://doi.org/10.1109/RFIC.2012.6242328