A 50–60 GHz mm-wave rectifier with bulk voltage bias in 65-nm CMOS

Research output: Contribution to journalArticleAcademicpeer-review

5 Citations (Scopus)
174 Downloads (Pure)

Abstract

This letter presents a 50∼60 GHz fully integrated 3-stage rectifier with bulk voltage bias for threshold voltage modulation in a 65-nm CMOS technology, which can be integrated in a mm-wave hybrid rectifier structure as the main rectifier. In this letter, the new technique of bulk voltage bias is proposed and implemented. In this method, the threshold voltage of MOSFETs in the main rectifier is modulated by biasing their bulk voltage, which improves the rectifier sensitivity and efficiency. Compared to the inductor peaking method [1] or local threshold voltage modulation technique [2] in CMOS technology, the circuit proposed in this letter achieves better sensitivity and efficiency while maintaining a compact size. The work achieves −10 dBm input sensitivity at 52 GHz with 1 V DC output voltage. The maximum efficiency at 52 GHz is 13%. The overall sensitivity over the 50∼60 GHz band is better than −5 dBm.
Original languageEnglish
Pages (from-to)631 - 633
Number of pages3
JournalIEEE Microwave and Wireless Components Letters
Volume26
Issue number8
DOIs
Publication statusPublished - 26 Jul 2016

Fingerprint Dive into the research topics of 'A 50–60 GHz mm-wave rectifier with bulk voltage bias in 65-nm CMOS'. Together they form a unique fingerprint.

  • Cite this