A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

18 Citations (Scopus)
19 Downloads (Pure)

Abstract

This paper presents a low noise amplifier realized in 40-nm CMOS technology for the 60 GHz ISM band. To reduce the noise contribution from the input passive structure, a new metal slotting method is applied to the transmission line for increasing the effective conducting cross-section area. The design incorporates additional noise matching between the common-source stage and the common-gate stage to reduce the noise impact by the latter stage. The measured noise figure is below 4 dB from 51 GHz to 65 GHz, 3.6 dB at 55 GHz and 3.8 dB at 60 GHz. The achieved 3 dB power gain bandwidth is 13 GHz, from 48 GHz to 61 GHz. The peak transducer gain (Gt) is 15 dB at 55 GHz, and 12.5 dB at 60 GHz. The total power consumption is 20.4 mW.
Original languageEnglish
Title of host publication2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)
EditorsS. Mehta, L. Lin
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages154-157
Number of pages4
ISBN (Electronic)978-1-4673-8651-7
ISBN (Print) 978-1-4673-8650-0
DOIs
Publication statusPublished - 22 May 2016
Event2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2016) - Moscone Convention Center, San Francisco, United States
Duration: 22 May 201624 May 2016

Conference

Conference2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2016)
Abbreviated titleRFIC 2016
CountryUnited States
CitySan Francisco
Period22/05/1624/05/16

Fingerprint

Slotting
Low noise amplifiers
Noise figure
Transducers
Electric lines
Electric power utilization
Bandwidth
Metals

Cite this

Gao, H., Ying, K., Matters-Kammerer, M. K., Harpe, P., Ma, Q., van Roermund, A., & Baltus, P. (2016). A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method. In S. Mehta, & L. Lin (Eds.), 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) (pp. 154-157). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/RFIC.2016.7508274
Gao, H. ; Ying, K. ; Matters-Kammerer, M.K. ; Harpe, P. ; Ma, Q. ; van Roermund, A. ; Baltus, P. / A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method. 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC). editor / S. Mehta ; L. Lin. Piscataway : Institute of Electrical and Electronics Engineers, 2016. pp. 154-157
@inproceedings{ac7fd335de2841ba90f059549010ae02,
title = "A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method",
abstract = "This paper presents a low noise amplifier realized in 40-nm CMOS technology for the 60 GHz ISM band. To reduce the noise contribution from the input passive structure, a new metal slotting method is applied to the transmission line for increasing the effective conducting cross-section area. The design incorporates additional noise matching between the common-source stage and the common-gate stage to reduce the noise impact by the latter stage. The measured noise figure is below 4 dB from 51 GHz to 65 GHz, 3.6 dB at 55 GHz and 3.8 dB at 60 GHz. The achieved 3 dB power gain bandwidth is 13 GHz, from 48 GHz to 61 GHz. The peak transducer gain (Gt) is 15 dB at 55 GHz, and 12.5 dB at 60 GHz. The total power consumption is 20.4 mW.",
author = "H. Gao and K. Ying and M.K. Matters-Kammerer and P. Harpe and Q. Ma and {van Roermund}, A. and P. Baltus",
year = "2016",
month = "5",
day = "22",
doi = "10.1109/RFIC.2016.7508274",
language = "English",
isbn = "978-1-4673-8650-0",
pages = "154--157",
editor = "S. Mehta and Lin, {L. }",
booktitle = "2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Gao, H, Ying, K, Matters-Kammerer, MK, Harpe, P, Ma, Q, van Roermund, A & Baltus, P 2016, A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method. in S Mehta & L Lin (eds), 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC). Institute of Electrical and Electronics Engineers, Piscataway, pp. 154-157, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2016), San Francisco, United States, 22/05/16. https://doi.org/10.1109/RFIC.2016.7508274

A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method. / Gao, H.; Ying, K.; Matters-Kammerer, M.K.; Harpe, P.; Ma, Q.; van Roermund, A.; Baltus, P.

2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC). ed. / S. Mehta; L. Lin. Piscataway : Institute of Electrical and Electronics Engineers, 2016. p. 154-157.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method

AU - Gao, H.

AU - Ying, K.

AU - Matters-Kammerer, M.K.

AU - Harpe, P.

AU - Ma, Q.

AU - van Roermund, A.

AU - Baltus, P.

PY - 2016/5/22

Y1 - 2016/5/22

N2 - This paper presents a low noise amplifier realized in 40-nm CMOS technology for the 60 GHz ISM band. To reduce the noise contribution from the input passive structure, a new metal slotting method is applied to the transmission line for increasing the effective conducting cross-section area. The design incorporates additional noise matching between the common-source stage and the common-gate stage to reduce the noise impact by the latter stage. The measured noise figure is below 4 dB from 51 GHz to 65 GHz, 3.6 dB at 55 GHz and 3.8 dB at 60 GHz. The achieved 3 dB power gain bandwidth is 13 GHz, from 48 GHz to 61 GHz. The peak transducer gain (Gt) is 15 dB at 55 GHz, and 12.5 dB at 60 GHz. The total power consumption is 20.4 mW.

AB - This paper presents a low noise amplifier realized in 40-nm CMOS technology for the 60 GHz ISM band. To reduce the noise contribution from the input passive structure, a new metal slotting method is applied to the transmission line for increasing the effective conducting cross-section area. The design incorporates additional noise matching between the common-source stage and the common-gate stage to reduce the noise impact by the latter stage. The measured noise figure is below 4 dB from 51 GHz to 65 GHz, 3.6 dB at 55 GHz and 3.8 dB at 60 GHz. The achieved 3 dB power gain bandwidth is 13 GHz, from 48 GHz to 61 GHz. The peak transducer gain (Gt) is 15 dB at 55 GHz, and 12.5 dB at 60 GHz. The total power consumption is 20.4 mW.

U2 - 10.1109/RFIC.2016.7508274

DO - 10.1109/RFIC.2016.7508274

M3 - Conference contribution

SN - 978-1-4673-8650-0

SP - 154

EP - 157

BT - 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)

A2 - Mehta, S.

A2 - Lin, L.

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Gao H, Ying K, Matters-Kammerer MK, Harpe P, Ma Q, van Roermund A et al. A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method. In Mehta S, Lin L, editors, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC). Piscataway: Institute of Electrical and Electronics Engineers. 2016. p. 154-157 https://doi.org/10.1109/RFIC.2016.7508274