A 46 μw 13 b 6.4 MS/s SAR ADC with background mismatch and offset calibration

M. Ding, P. Harpe, Y.H. Liu, B. Busze, K. Philips, H. de Groot

Research output: Contribution to journalArticleAcademicpeer-review

72 Citations (Scopus)
1983 Downloads (Pure)


A 6.4 MS/s 13 b ADC with a low-power background calibration for DAC mismatch and comparator offset errors is presented. Redundancy deals with DAC settling and facilitates calibration. A two-mode comparator and 0.3 fF capacitors reduce power and area. The background calibration can directly detect the sign of the dynamic comparator offset error and the DAC mismatch errors and correct both of them simultaneously in a stepwise feedback loop. The calibration achieves 20 dB spur reduction with little area and power overhead. The chip is implemented in 40 nm CMOS and consumes 46 μW from a 1 V supply, and achieves 64.1 dB SNDR and a FoM of 5.5 fJ/conversion-step at Nyquist.

Original languageEnglish
Article number7592889
Pages (from-to)423-432
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Issue number2
Publication statusPublished - 1 Feb 2017


  • Background calibration
  • comparator offset
  • DAC mismatch
  • low power redundancy


Dive into the research topics of 'A 46 μw 13 b 6.4 MS/s SAR ADC with background mismatch and offset calibration'. Together they form a unique fingerprint.

Cite this