A 3.72μW ultra-low power digital baseband for wake-up radios

Y. Zhang, Sijie Chen, N.F. Kiyani, G. Dolmans, J. Huisken, B. Büsze, P.J.A. Harpe, N.P. Meijs, van der, H.W.H. Groot, de

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

15 Citations (Scopus)
2 Downloads (Pure)


In order to minimize power consumption without sacrificing much latency performance, wake-up radios are employed to assist the main radio for low power channel monitoring. This paper presents the design and implementation of an ultra-low power digital baseband (DBB) circuit for a wake-up radio. In a 90nm CMOS process, the circuit running at a 800kHz clock consumes 3.72µW with a standard 1.2V supply voltage, and achieves very good packet detection performance. The circuit is fully functional at 0.6V supply consuming 0.9µW.
Original languageEnglish
Title of host publicationProceedings of the 2011 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 25-28 April 2011, Hsinchu, Taiwan
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
ISBN (Print)978-1-4244-8500-0
Publication statusPublished - 1 Apr 2011


Dive into the research topics of 'A 3.72μW ultra-low power digital baseband for wake-up radios'. Together they form a unique fingerprint.

Cite this