Abstract
This work presents a 36 GHz to 144 GHz frequency up converter, consisting of two cascaded frequency doublers. To improve efficiency and robustness, the frequency doublers are based on a current reuse principle and employe a symmetric transformer. A voltage conversion gain of 0 dB and very low phase noise are achieved while consuming only 3.2 milliwatts from a 0.9V supply. The chip is implemented in 28 nm bulk CMOS and occupies a core area of 400x190um.
| Original language | English |
|---|---|
| Title of host publication | 2024 31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024 |
| Publisher | Institute of Electrical and Electronics Engineers |
| Number of pages | 4 |
| ISBN (Electronic) | 979-8-3503-7720-0 |
| DOIs | |
| Publication status | Published - 28 Jan 2025 |
| Event | 31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024 - Nancy, France Duration: 18 Nov 2024 → 20 Nov 2024 |
Conference
| Conference | 31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024 |
|---|---|
| Country/Territory | France |
| City | Nancy |
| Period | 18/11/24 → 20/11/24 |
Bibliographical note
Publisher Copyright:© 2024 IEEE.
Keywords
- D-band
- Frequency doubler
- high conversion gain
Fingerprint
Dive into the research topics of 'A 36 GHz to 144 GHz Frequency Upconverter Employing a Current Reuse Frequency Doubler with a Differential to Differential Transformer'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver