Skip to main navigation Skip to search Skip to main content

A 36 GHz to 144 GHz Frequency Upconverter Employing a Current Reuse Frequency Doubler with a Differential to Differential Transformer

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

51 Downloads (Pure)

Abstract

This work presents a 36 GHz to 144 GHz frequency up converter, consisting of two cascaded frequency doublers. To improve efficiency and robustness, the frequency doublers are based on a current reuse principle and employe a symmetric transformer. A voltage conversion gain of 0 dB and very low phase noise are achieved while consuming only 3.2 milliwatts from a 0.9V supply. The chip is implemented in 28 nm bulk CMOS and occupies a core area of 400x190um.

Original languageEnglish
Title of host publication2024 31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024
PublisherInstitute of Electrical and Electronics Engineers
Number of pages4
ISBN (Electronic)979-8-3503-7720-0
DOIs
Publication statusPublished - 28 Jan 2025
Event31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024 - Nancy, France
Duration: 18 Nov 202420 Nov 2024

Conference

Conference31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024
Country/TerritoryFrance
CityNancy
Period18/11/2420/11/24

Bibliographical note

Publisher Copyright:
© 2024 IEEE.

Keywords

  • D-band
  • Frequency doubler
  • high conversion gain

Fingerprint

Dive into the research topics of 'A 36 GHz to 144 GHz Frequency Upconverter Employing a Current Reuse Frequency Doubler with a Differential to Differential Transformer'. Together they form a unique fingerprint.

Cite this