Abstract
This paper presents a wakeup receiver for latency-critical IoT applications in 90nm CMOS, which is fully compliant to many popular IoT wireless standards with constant envelope modulations, such as Bluetooth Low Energy and IEEE802.15.4. Paired with a standard-compliant transmitter, the proposed wakeup receiver method minimizes the overhead in system power, area and complexity. The proposed 2-dimensional wakeup pattern reduces the latency of a wakeup event to below 100μs. Supplied at a battery voltage of 2V, the chip fully integrates a power management unit, a wakeup receiver with offset and noise suppression, a low power digital baseband with automatic gain control and RSSI estimation, and a crystal oscillator. With a BLE compliant signal, the chip achieves -58dBm sensitivity, and a >600s mean time without false alarm, consuming 195μA.
Original language | English |
---|---|
Title of host publication | RFIC 2017 - Proceedings of the 2017 IEEE Radio Frequency Integrated Circuits Symposium |
Place of Publication | Piscataway |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 168-171 |
Number of pages | 4 |
ISBN (Electronic) | 9781509046263 |
DOIs | |
Publication status | Published - 5 Jul 2017 |
Event | 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2017) - Honolulu, United States Duration: 4 Jun 2017 → 6 Jun 2017 |
Conference
Conference | 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2017) |
---|---|
Abbreviated title | RFIC 2017 |
Country/Territory | United States |
City | Honolulu |
Period | 4/06/17 → 6/06/17 |
Keywords
- CMOS
- Low-power
- Wakeup radio